CPU Architecture

CPU Architecture

7th - 12th Grade

8 Qs

quiz-placeholder

Similar activities

Von Neumann Vs Harvard Architecture

Von Neumann Vs Harvard Architecture

12th Grade

10 Qs

Von Neumann achitecture

Von Neumann achitecture

8th - 10th Grade

11 Qs

Von Neumann Architecture Quiz (GCSE AQA)

Von Neumann Architecture Quiz (GCSE AQA)

9th - 12th Grade

10 Qs

Computer architecture

Computer architecture

9th Grade

13 Qs

02. SysArch - Von Neumann Architecture Quiz

02. SysArch - Von Neumann Architecture Quiz

9th - 12th Grade

11 Qs

A Level Computing: Types of Processor

A Level Computing: Types of Processor

12th Grade

12 Qs

Von Neumann

Von Neumann

1st - 9th Grade

10 Qs

J277 Key Terms Homework 1

J277 Key Terms Homework 1

9th - 11th Grade

11 Qs

CPU Architecture

CPU Architecture

Assessment

Quiz

Computers

7th - 12th Grade

Hard

Created by

Laura Coop Rushworth

Used 30+ times

FREE Resource

8 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

All the instructions that any particular CPU can use are known as the 
Instruction set
Keyword set
Word set
Character set

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

All data goes into and out of the CPU via the control unit
True
False

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The Accumulator is a type of what?
Register
Buffer
RAM
Cache

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Von Neumann processors have seperate areas of memory for data and the programs that use them
True
False

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Von Neumann computers use two processors
True
False

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Von Neumann processors fetch blocks of instructions, decodes them and then executes them. It has been designed like this because it is the most efficient way of executing a program
True
False

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Instructions are fetched and decoded under the management of the ALU
True
False

8.

MULTIPLE CHOICE QUESTION

45 sec • 1 pt

Which of these is not a step in the FDE cycle?
Instructions are fetched from main memory
Instructions are decoded in the control unit
The decoded instruction is executed
The ALU decodes the instructions