1.1.1 Computer architecture (J277)

1.1.1 Computer architecture (J277)

10th - 11th Grade

35 Qs

quiz-placeholder

Similar activities

OCR GCSE CS MCQs 1.1 Systems Architecture (J276)

OCR GCSE CS MCQs 1.1 Systems Architecture (J276)

9th - 10th Grade

40 Qs

System Architecture Y9

System Architecture Y9

8th - 12th Grade

30 Qs

WJEC 1.1.1 Hardware - Architecture

WJEC 1.1.1 Hardware - Architecture

9th - 10th Grade

40 Qs

WJEC_Computer_Science_Wave1_1b_CPU

WJEC_Computer_Science_Wave1_1b_CPU

9th Grade - University

30 Qs

Mock unit 1 - Feedback quiz

Mock unit 1 - Feedback quiz

10th Grade

30 Qs

Pearson 1CP2 - 3.1 - CPU Architecture

Pearson 1CP2 - 3.1 - CPU Architecture

9th - 12th Grade

30 Qs

Unit 4 - The CPU (all areas)

Unit 4 - The CPU (all areas)

10th - 11th Grade

30 Qs

J277 1.1 Hardware

J277 1.1 Hardware

9th - 11th Grade

40 Qs

1.1.1 Computer architecture (J277)

1.1.1 Computer architecture (J277)

Assessment

Quiz

Computers

10th - 11th Grade

Medium

Created by

Chris Spencer

Used 12+ times

FREE Resource

35 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The Memory Address Register (MAR) holds ...........

Results of any ongoing calculations

Location in memory of the instruction to be fetched

Location of the RAM

The instruction and data that has been fetched from memory

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which register is responsible for temporarily storing the data or program instruction that has been fetched from memory

Memory Address Register

Program Counter

Accumulator

Memory Data Register

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which register is responsible for storing the mathematical and logical calculations

Memory Address Register

Program Counter

Accumulator

Memory Data Register

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which register is responsible for holding the memory address location of instruction which will be fetched at the start of the next cycle?

Memory Address Register

Program Counter

Accumulator

Memory Data Register

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which register is responsible for holding the address of the instruction to be fetched or stored?

Memory Address Register

Program Counter

Accumulator

Memory Data Register

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

True or False, the accumulator is part of the arithmetic and logic unit.

True

False

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

True or False, the buses are responsible for communicating the data transfer between the CPU and the Main Memory (RAM)

True

False

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?