Microprocessors

Microprocessors

University

15 Qs

quiz-placeholder

Similar activities

TA Module 3

TA Module 3

University

10 Qs

Exp 5 searching of numbers

Exp 5 searching of numbers

University

10 Qs

Sequential_Logic_Circuits_Quiz_Part_1

Sequential_Logic_Circuits_Quiz_Part_1

University

20 Qs

MAIA Revision Quiz

MAIA Revision Quiz

University

10 Qs

Microprocessor - Intel 8088 - Part 1

Microprocessor - Intel 8088 - Part 1

University

17 Qs

MPMC Quiz 1

MPMC Quiz 1

University

20 Qs

TA Modul 3

TA Modul 3

University

10 Qs

Microprocessor Q1

Microprocessor Q1

University

15 Qs

Microprocessors

Microprocessors

Assessment

Quiz

Other

University

Hard

Created by

ABHISHEK 20GCEBCS043

Used 16+ times

FREE Resource

15 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

MOS stands for ____________________

Material Operating Semiconductor

Metal Oxide Semiconductor

Metal Operating Segment

None of the mentioned

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In register address mode, the operand is stored in

8-bit general purpose register

16-bit general purpose register

si or di

all of the mentioned

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The bus is available when the DMA controller receives the signal

HRQ

HLDA

DACK

All of the mentioned

4.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

The number of clock cycles required for an 8257 to complete a transfer is

2

4

8

NONE

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The register of 8257 that can only be written in is

DMA address register

Terminal count register

Mode set register

Status register

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

All the functions of the ports of 8255 are achieved by programming the bits of an internal register called

data bus control

read logic control

control word register

none of the mentioned

7.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Which of the following is not a Features of 8086?

It uses two stages of pipelining

It is available in 3 versions based on the frequency of operation

Fetch stage can prefetch up to 6 bytes of instructions

It has 512 vectored interrupts.

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?