Embedded System Communication Protocol

Embedded System Communication Protocol

7th - 8th Grade

12 Qs

quiz-placeholder

Similar activities

Computer science

Computer science

7th - 8th Grade

11 Qs

Robolig Yarışma

Robolig Yarışma

6th - 8th Grade

11 Qs

Recap Beeping Sound

Recap Beeping Sound

5th - 10th Grade

13 Qs

викторина по arduino uno

викторина по arduino uno

6th - 8th Grade

15 Qs

Úvod do mikrokontrolérov

Úvod do mikrokontrolérov

1st - 12th Grade

10 Qs

Introduction to Data Communication

Introduction to Data Communication

7th - 10th Grade

14 Qs

ม.2 บทที่ 3 ระบบคอมพิวเตอร์ วิชา วิทยาการคำนวณ

ม.2 บทที่ 3 ระบบคอมพิวเตอร์ วิชา วิทยาการคำนวณ

8th Grade

10 Qs

ระบบคอมพิวเตอร์ (วิทยาการคำนวณ ม.2)

ระบบคอมพิวเตอร์ (วิทยาการคำนวณ ม.2)

8th Grade

10 Qs

Embedded System Communication Protocol

Embedded System Communication Protocol

Assessment

Quiz

Computers

7th - 8th Grade

Practice Problem

Medium

Created by

Zaini Fatma

Used 6+ times

FREE Resource

AI

Enhance your content in a minute

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

12 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

Media Image

The master class 2 in Profibus-DP responsible for ....

central controller that determine the baud rate.

controller that handle token passing.

diagnostic and start up tool.

passive station which acknowledges messages or answers per request

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Media Image

Name the excess protocol between the masters.

master slave

virtual token ring

token ring

collision detection

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

I2C consist of ____ signal.

1

2

3

4

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

SPI consists of ____ signal.

1

2

3

4

5.

MULTIPLE SELECT QUESTION

45 sec • 1 pt

SPI signals:

Serial Clock (SCLK)

Serial Data (SDA)

Master in Slave Out (MISO)

Master out Slave in (MOSI)

Selective Slave (SS)

6.

MULTIPLE SELECT QUESTION

45 sec • 1 pt

I2C signals:

Serial Clock (SCLK)

Selective Slave (SS)

Serial Data (SCLK)

Master In Slave Out (MISO)

Master Out Slave In (MOSI)

7.

MULTIPLE SELECT QUESTION

45 sec • 1 pt

UART data format consist of:

Start bit

Stop bit

Data

Parity bit

Clock Signal

Access all questions and much more by creating a free account

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

Already have an account?