OS day 3

OS day 3

University

9 Qs

quiz-placeholder

Similar activities

OS

OS

University

5 Qs

Chapter 6 - Input/Output

Chapter 6 - Input/Output

University

12 Qs

Direct Memory Access

Direct Memory Access

University

5 Qs

Quiz 8 Pengantar Organisasi Komputer 2021-2

Quiz 8 Pengantar Organisasi Komputer 2021-2

University

5 Qs

Page Replacement Algorithm

Page Replacement Algorithm

University

10 Qs

C18-CM-404c-MP-Quiz-3-2022

C18-CM-404c-MP-Quiz-3-2022

University

10 Qs

OS Chap-4

OS Chap-4

University

10 Qs

OS Quiz 2 1930

OS Quiz 2 1930

University

10 Qs

OS day 3

OS day 3

Assessment

Quiz

Computers

University

Medium

Created by

Skill Chaze

Used 1+ times

FREE Resource

9 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following page replacement algorithms suffers from Belady’s Anomaly?

Optimal replacement

LRU

FIFO

Both optimal replacement and FIFO

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

When a page is selected for replacement, and its modify bit is set ____________

the page is clean

the page has been modified since it was read in from the disk

the page is dirty

the page has been modified since it was read in from the disk & page is dirty

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

LRU page – replacement algorithm associates with each page the ______

time it was brought into memory

the time of that page’s last use

page after and before it

all of the mentioned

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A process is thrashing if ____________

it spends a lot of time executing, rather than paging

It spends a lot of time paging than executing

it has no memory allocated to it

none of the mentioned

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Thrashing _______ the CPU utilization.

increases

keeps constant

decreases

none of the mentioned

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The DMA transfers are performed by a control circuit called as __________

Device interface

DMA controller

Data controller

Overlooker

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

After the completion of the DMA transfer, the processor is notified by __________

Acknowledge signal

Interrupt signal

WMFC signal

None of the mentioned

8.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The DMA transfer is initiated by _____

Processor

The process being executed

I/O devices

OS

9.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Can a single DMA controller perform operations on two different disks simultaneously?

True

False