DPSD Quiz 1

DPSD Quiz 1

University

10 Qs

quiz-placeholder

Similar activities

Computer-System Organization Quiz

Computer-System Organization Quiz

University

10 Qs

9618 Chapt_4: Processor Fundamentals

9618 Chapt_4: Processor Fundamentals

11th Grade - University

15 Qs

Operating system

Operating system

University

10 Qs

Quiz on Input Output on Sept 19

Quiz on Input Output on Sept 19

University

15 Qs

IO unit

IO unit

University

6 Qs

 4.3 Interrupts

4.3 Interrupts

9th Grade - University

10 Qs

Working of an I/O Operation

Working of an I/O Operation

University

10 Qs

IO 10

IO 10

University

7 Qs

DPSD Quiz 1

DPSD Quiz 1

Assessment

Quiz

Computers

University

Hard

Created by

Dr. VS

Used 1+ times

FREE Resource

10 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Mark whichever is correct for Memory mapped I/O scheme.

The I/O device and the memory have separate address space.

The I/O device and the memory shares same address space.

No special command for I/O is needed

Needs I/O or memory select line

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In ____________ mode, the I/O module and main memory exchange data directly, without processor involvement.

Programmed I/O

DMA

Interrupt-driven I/O

All the above

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A CPU generally handles an interrupt by executing an interrupt service routine

As soon as an interrupt is raised

By checking the interrupt register at the end of fetch cycle

By checking the interrupt register after finishing the execution of the current instruction

By checking the interrupt register at fixed intervals.

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A DMA module is transferring characters (8-bit) to memory using cycle stealing from a device transmitting at 9600 bps. The processor is fetching instructions at the rate of 1 million instructions per second (1 MIPS). By how much will the processor be slowed down due to the DMA activity?

0.10%

0.12%

0.24%

0.5%

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the purpose of an interrupt service routine in a CPU?

To handle interrupts at fixed intervals

To check the interrupt register at the end of the fetch cycle

To execute instructions in the absence of interrupts

To handle interrupts by checking the interrupt register after finishing the execution of the current instruction

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is a characteristic of the memory mapped I/O scheme?

The I/O device and the memory have separate address space

No special command for I/O is needed

Requires I/O or memory select line

The I/O device and the memory share the same address space

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the role of a DMA controller in a computer system?

To handle interrupts at fixed intervals

To transfer data between I/O devices and main memory

To execute instructions in the absence of interrupts

To handle interrupts by checking the interrupt register after finishing the execution of the current instruction

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?