DPSD Quiz 1

DPSD Quiz 1

University

10 Qs

quiz-placeholder

Similar activities

QUIZ GAME

QUIZ GAME

University

10 Qs

Teoria General de los Sistemas IF1300

Teoria General de los Sistemas IF1300

University

10 Qs

computer Networks

computer Networks

University

10 Qs

Scratch

Scratch

KG - Professional Development

10 Qs

DCN5511: Chapter 5 - 7

DCN5511: Chapter 5 - 7

University

15 Qs

Structured/Traditional SDM

Structured/Traditional SDM

University

9 Qs

Process modeling

Process modeling

University

10 Qs

 QUIZ  MS Core Java Quiz-3 2023

QUIZ MS Core Java Quiz-3 2023

University

11 Qs

DPSD Quiz 1

DPSD Quiz 1

Assessment

Quiz

Computers

University

Practice Problem

Hard

Created by

Dr. VS

Used 1+ times

FREE Resource

AI

Enhance your content in a minute

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

10 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Mark whichever is correct for Memory mapped I/O scheme.

The I/O device and the memory have separate address space.

The I/O device and the memory shares same address space.

No special command for I/O is needed

Needs I/O or memory select line

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In ____________ mode, the I/O module and main memory exchange data directly, without processor involvement.

Programmed I/O

DMA

Interrupt-driven I/O

All the above

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A CPU generally handles an interrupt by executing an interrupt service routine

As soon as an interrupt is raised

By checking the interrupt register at the end of fetch cycle

By checking the interrupt register after finishing the execution of the current instruction

By checking the interrupt register at fixed intervals.

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A DMA module is transferring characters (8-bit) to memory using cycle stealing from a device transmitting at 9600 bps. The processor is fetching instructions at the rate of 1 million instructions per second (1 MIPS). By how much will the processor be slowed down due to the DMA activity?

0.10%

0.12%

0.24%

0.5%

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the purpose of an interrupt service routine in a CPU?

To handle interrupts at fixed intervals

To check the interrupt register at the end of the fetch cycle

To execute instructions in the absence of interrupts

To handle interrupts by checking the interrupt register after finishing the execution of the current instruction

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is a characteristic of the memory mapped I/O scheme?

The I/O device and the memory have separate address space

No special command for I/O is needed

Requires I/O or memory select line

The I/O device and the memory share the same address space

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the role of a DMA controller in a computer system?

To handle interrupts at fixed intervals

To transfer data between I/O devices and main memory

To execute instructions in the absence of interrupts

To handle interrupts by checking the interrupt register after finishing the execution of the current instruction

Access all questions and much more by creating a free account

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

Already have an account?