Search Header Logo

1.1 Architecture of CPU

Authored by Paul Glyne-Thomas

Computers

9th - 12th Grade

Used 50+ times

1.1 Architecture of CPU
AI

AI Actions

Add similar questions

Adjust reading levels

Convert to real-world scenario

Translate activity

More...

    Content View

    Student View

38 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Controls the Fetch, Decode, Execute Cycle

RAM

CPU

ROM

Primary Storage

Answer explanation

CPU is in overall control of the FDE cycle. Within the CPU, the Control Unit (CU) is the component that manages the cycle.

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Holds the bootstrap, BIOS, and Motherboard's Firmware

CACHE

Virtual Memory

ALU

ROM

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which holds the address of the next instruction to be fetched from memory?

ALU

MDR

CU

PC

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

This stores the address of the data to be fetched from memory.

MDR

MAR

RAM

PC

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which performs the mathematical and logical calculations?

ALU

MDR

MAR

PC

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Stores the intermediate results of calculations carried out in the ALU.

MDR

ALU

ACC

CU

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

This holds the current data that has been fetched from memory.

RAM

MDR

CU

ACC

Access all questions and much more by creating a free account

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

Already have an account?