pach 6.1

pach 6.1

University

40 Qs

quiz-placeholder

Similar activities

Android Development Associate

Android Development Associate

University

40 Qs

Final Exam - BECC0302

Final Exam - BECC0302

University

35 Qs

HTML quiz

HTML quiz

University - Professional Development

39 Qs

Computer Bus Systems Quiz

Computer Bus Systems Quiz

University

40 Qs

Arrays in C

Arrays in C

University

40 Qs

MIDTERM EXAM IN WEB DEV 101

MIDTERM EXAM IN WEB DEV 101

University

40 Qs

Arsitektur Komputer

Arsitektur Komputer

University

40 Qs

Computer Network

Computer Network

12th Grade - University

40 Qs

pach 6.1

pach 6.1

Assessment

Quiz

Computers

University

Hard

Created by

Minh dbdb

FREE Resource

40 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

DMA is the abbreviation for:

Direct Management Access

Direct Memory Application Access

Direct Memory Access

Direct Mainboard Administration

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Characteristics of Bus arbitration focus on many levels:

Peripheral devices are connected to a Bus request line

Devices connect to the Bus arbitration unit with a single wire

Each peripheral device has its own Bus request line

Peripheral devices connected to different Bus request lines

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

With the program input and output method, which of the following statements is false?

Peripheral devices are active objects in data exchange

Peripheral devices are passive objects in data exchange

When executing a program and encountering input/output commands, the CPU controls data exchange with peripheral devices.

Use I/O commands in the program to exchange data with the port

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What are the important characteristics of an asynchronous bus?

There is a common clock signal that controls the operation

Data is transmitted simultaneously

There is no common clock signal controlling the operation

Data is transmitted asynchronously

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

For block-based DMA, which of the following statements is correct?

Whenever the bus is free, it transmits data

After transferring the entire block of data, DMA returns the Bus to the CPU

The CPU is forced to temporarily suspend each Bus cycle

Intermittent transmission of each byte of data

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

How many methods are there to determine the interrupt module?

4 methods

1 method

3 methods

2 methods

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

For serial input and output connections, which of the following statements is correct?

Transmit multiple bits at once

Fast speed

Needs multiple data lines

A converter from parallel to serial data or/and vice versa is required

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?