A-Level Processor Architecture and Storage

A-Level Processor Architecture and Storage

9th Grade

40 Qs

quiz-placeholder

Similar activities

8.2.1 Computer Systems

8.2.1 Computer Systems

9th Grade

35 Qs

Have fun with quiz !

Have fun with quiz !

3rd Grade - University

39 Qs

Sumatif Akhir Jenjang TIK Kelas IX TA.2024/2025

Sumatif Akhir Jenjang TIK Kelas IX TA.2024/2025

9th Grade

35 Qs

Pengenalan Software Komputer

Pengenalan Software Komputer

7th - 9th Grade

35 Qs

Computer Software

Computer Software

9th Grade

40 Qs

computer Grade 9 Quiz chapt#1

computer Grade 9 Quiz chapt#1

9th Grade

40 Qs

Personal and Business Letters

Personal and Business Letters

9th Grade

40 Qs

Entrepreneurship/Business Plan/College Practice Test

Entrepreneurship/Business Plan/College Practice Test

9th - 12th Grade

40 Qs

A-Level Processor Architecture and Storage

A-Level Processor Architecture and Storage

Assessment

Quiz

Computers

9th Grade

Practice Problem

Easy

Created by

Wayne Vaughan

Used 1+ times

FREE Resource

AI

Enhance your content in a minute

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

40 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the primary role of the ALU (Arithmetic and Logic Unit) in a processor?

Managing program execution

Performing arithmetic and logic operations

Storing data temporarily

Controlling the clock speed

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which register holds the memory address of the next instruction to be executed?

MAR (Memory Address Register)

MDR (Memory Data Register)

PC (Program Counter)

ACC (Accumulator)

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the purpose of the control unit in the CPU?

Performing calculations

Controlling data transfer between registers

Managing and interpreting instructions

Storing frequently used data

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which type of bus is responsible for transferring instructions and data to and from memory?

Control Bus

Address Bus

Data Bus

Power Bus

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

During the fetch-decode-execute cycle, which register is updated after fetching the next instruction?

ACC

MAR

PC

CIR

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which factor improves CPU performance by allowing simultaneous execution of instructions?

Cache memory

Clock speed

Number of cores

Pipelining

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which architecture uses a single memory for both data and instructions?

Harvard

Von Neumann

Contemporary

Parallel

Access all questions and much more by creating a free account

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

Already have an account?