1.1 OCR CPU Architecture Quiz

1.1 OCR CPU Architecture Quiz

10th Grade

10 Qs

quiz-placeholder

Similar activities

DO NOW: Basic Hardware Review

DO NOW: Basic Hardware Review

9th - 12th Grade

12 Qs

CPU FDE cycle - 9

CPU FDE cycle - 9

9th - 12th Grade

11 Qs

Von Neumann Architecture

Von Neumann Architecture

10th Grade

13 Qs

1.1 GCSE Systems Architecture

1.1 GCSE Systems Architecture

9th - 10th Grade

15 Qs

Computer Memory

Computer Memory

7th - 10th Grade

15 Qs

Parts of Motherboard

Parts of Motherboard

7th - 10th Grade

10 Qs

1.1 System architecture revision

1.1 System architecture revision

9th - 11th Grade

10 Qs

The CPU (Processor)

The CPU (Processor)

9th - 12th Grade

12 Qs

1.1 OCR CPU Architecture Quiz

1.1 OCR CPU Architecture Quiz

Assessment

Quiz

Computers

10th Grade

Medium

Created by

Mr McCallion

Used 3+ times

FREE Resource

10 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the primary function of the CPU?

To store data

To process data and execute instructions

To manage input/output devices

To provide network connectivity

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which component of the CPU performs arithmetic and logical operations?

Control Unit

Immediate Access Store (IAS)

Arithmetic and Logic Unit (ALU)

Program Counter

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the role of the Control Unit (CU) in the CPU?

To perform mathematical calculations

To store data and instructions

To manage hardware, input/output signals, and the Fetch-Decode-Execute cycle

To provide fast data access

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following describes the **Fetch** stage of the Fetch-Decode-Execute cycle?

Performing operations on data

Interpreting instructions

Retrieving data and instructions from RAM

Storing results in memory

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the purpose of the Immediate Access Store (IAS) or Cache memory in the CPU?

To store all programs and data

To provide a constant supply of data to the ALU, faster than RAM

To manage input and output signals

To execute complex mathematical functions

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which bus is responsible for transmitting the memory address from which data is to be fetched?

Data Bus

Address Bus

Control Bus

System Bus

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In the Von Neumann architecture, what is the role of the Memory Address Register (MAR)?

Stores the data being transferred between CPU and memory

Stores the instruction currently being executed

Holds the address of the memory location to be accessed

Stores the results of calculations

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?