G11 L2 REPEAT

G11 L2 REPEAT

10th Grade

25 Qs

quiz-placeholder

Similar activities

IGCSE CS Unit 3

IGCSE CS Unit 3

9th - 12th Grade

20 Qs

OCR J276 - 1.1 Computer Architecture

OCR J276 - 1.1 Computer Architecture

9th - 11th Grade

20 Qs

Hardware: Edexcel GCSE Computer Science

Hardware: Edexcel GCSE Computer Science

9th - 12th Grade

20 Qs

GCSE Computer Architecture

GCSE Computer Architecture

10th - 11th Grade

20 Qs

1.1 Lesson 2 The CPU & von Neumann

1.1 Lesson 2 The CPU & von Neumann

8th - 10th Grade

20 Qs

CPU & LMC

CPU & LMC

7th - 11th Grade

20 Qs

System Architecture (GCSE)_LC

System Architecture (GCSE)_LC

10th Grade

20 Qs

SYSTEM architecture

SYSTEM architecture

8th - 10th Grade

20 Qs

G11 L2 REPEAT

G11 L2 REPEAT

Assessment

Quiz

Computers

10th Grade

Medium

Created by

Kiers McFarlane

Used 1+ times

FREE Resource

25 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the primary purpose of the Fetch-Decode-Execute (FDE) cycle?

To store data permanently in the CPU

To retrieve, interpret, and execute instructions

To increase the clock speed of the processor

To transfer data directly to external storage

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which component holds the memory address of the next instruction to be executed?

Memory Data Register (MDR)

Accumulator (ACC)

Program Counter (PC)

Current Instruction Register (CIR)

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

During the fetch stage, which register temporarily stores the instruction retrieved from memory?

Memory Address Register (MAR)

Memory Data Register (MDR)

Current Instruction Register (CIR)

Accumulator (ACC)

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What happens during the decode stage of the FDE cycle?

The instruction is retrieved from memory

The Control Unit interprets the instruction

The instruction is transferred to the Memory Data Register

The instruction is stored permanently in the CPU

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the final step of the FDE cycle?

The instruction is executed

The instruction is stored in memory

The Program Counter is reset to zero

The CPU shuts down

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What does the Memory Address Register (MAR) store?

The instruction being executed

The data needed for execution

The memory address of the instruction or data being fetched

The result of calculations

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which bus is responsible for carrying memory addresses from the CPU to memory?

Control Bus

Address Bus

Data Bus

Instruction Bus

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?