wayground logo

Free Printable Worksheets

NEW

Font size

S
M
L
XL
Worksheets

COA_QUIZ_UNIT I

Total questions: 20

Worksheet time: 11mins

Name
Class
Date
1.

In a computer system, which of the following is NOT typically a function of the bus? (GATE 2021)

a)

Data transfer between CPU and memory.

b)

Control signal transmission between I/O devices and CPU.

c)

Execution of arithmetic operations.

d)

Addressing of memory locations.

2.

What is the primary purpose of bus arbitration in a multiprocessor system?

a)

To ensure memory is not accessed simultaneously by multiple processors.

b)

To manage the communication between I/O devices.

c)

To control the execution of instructions in the CPU.

d)

To determine which processor has control of the bus at any given time.

3.

Which of the following best describes a "stack organization" in computer architecture? (GATE 2019)

a)

Data is stored in a sequential manner and accessed by address.

b)

Data is organized in a Last-In-First-Out (LIFO) manner.

c)

Data is stored in fixed-size blocks with direct access.

d)

Data is organized in a First-In-First-Out (FIFO) manner.

4.

Given a 16-bit address bus, what is the maximum number of memory locations that can be addressed?

a)

64K

b)

128K

c)

256K

d)

512K

5.

Which addressing mode uses the content of a register to hold the address of the data? (GATE 2017)

a)

Immediate addressing

b)

Direct addressing

c)

Indirect addressing

d)

Register addressing

6.

In a computer system, which bus is responsible for carrying control signals like read and write operations? (GATE 2022)

a)

Address bus

b)

Data bus

c)

Control bus

d)

Status bus

7.

How is the "general register organization" typically implemented in a CPU (GATE 2020)

a)

With a single register used for all operations

b)

With a set of registers for general-purpose use by instructions

c)

With a dedicated register for each instruction

d)

With a stack of registers

8.

In a computer system, what is the role of the address bus?

a)

To carry data between the CPU and memory

b)

To transmit control signals

c)

To specify the memory location of data

d)

To manage the power supply to the CPU

9.

What is the maximum number of unique addresses that a 32-bit address space can address? (GATE 2019)

a)

2^16

b)

2^32

c)

2^64

d)

2^128

10.

Which addressing mode uses a fixed memory location to specify the operand directly?

a)

Immediate addressing

b)

Direct addressing

c)

Indirect addressing

d)

Indexed addressing

11.

What is the purpose of bus arbitration in a multiprocessor system?

a)

To increase the data transfer rate

b)

To resolve conflicts for accessing the bus among multiple processors

c)

To control the execution speed of the CPU

d)

To handle interrupt requests from peripheral devices

12.

Which of the following is an advantage of having a large number of general-purpose registers in a CPU? (GATE 2017)

a)

Increased memory size

b)

Reduced instruction cycle time

c)

Simplified instruction set

d)

Increased I/O operations

13.

an instruction is stored at location 400 with its address field at location 401. The address field has the value 400. Evaluate the effective address if the addressing mode of the instruction is immediate and relative.

a)

401,400

b)

401, 800

c)

401, 802

d)

600, 703

14.

Which operation puts Memory address in MAR and Data in DR

a)

Memory Read

b)

Memory Write

c)

Both

d)

None

15.

Starting from an initial value of R= 11011101, determine the final value of R after applying logical shift left, followed by arithmetic shift right, followed by logical shift right.

a)

01101101

b)

01101110

c)

10111010

d)

11011101

16.

For a 64 register stack if SP =000000. How many items are there in the stack if: FULL=1 and EMTY=0

a)

63

b)

64

c)

0

d)

None of abve

17.

How many times does the processor need to refer to memory when it fetches and executes an indirect-address-mode instruction if the instruction is (a) a computation requiring a single operand

a)

1

b)

2

c)

3

d)

4

18.

Consider a processor with 64 registers and an instruction set of size twelve. Each instruction has five distinct fields, namely, opcode, two source register identifiers, one destination register identifier, and a twelve-bit immediate value. Each instruction must be stored in memory in a byte-aligned fashion. If a program has 100 instructions, the amount of memory (in bytes) consumed by the program text is ____________

a)

100

b)

200

c)

400

d)

500

19.

What is the main advantage of using a stack in CPU architecture?

a)

It allows for faster data access.

b)

It simplifies the instruction set.

c)

It provides a method for managing function calls and returns.

d)

It increases the overall memory capacity.

20.

Which of the following best describes the concept of cache memory in computer architecture?

a)

A type of memory that is slower than RAM

b)

A small-sized type of volatile memory that provides high-speed data access

c)

A permanent storage solution for data

d)

A memory used exclusively for input/output operations