wayground logo

Free Printable Worksheets

NEW

Font size

S
M
L
XL
Worksheets

Energy Management Techniques for SoC

Total questions: 14

Worksheet time: 5mins

Name
Class
Date
1.

(True/False)

Software running on a chip does not contribute any impact of energy consumption of the chip.

a)

True

b)

False

2.

(True/False)

Power dissipated during a short circuit is considered as dynamic power.

a)

True

b)

False

3.

(True or False)

Reducing the supply voltage always leads to a decrease in dynamic power consumption.

a)

True

b)

False

4.

(True/False)

Larger load capacitance increases the speed of operation.

a)

True

b)

False

5.

Power that the gate dissipates during the absence of switching activity is ..

a)

AC power

b)

Static power

c)

DC power

d)

Dynamic power

6.

Power dissipated due to switching of gates is ..

a)

AC power

b)

Static power

c)

DC power

d)

Dynamic power

7.

By ignoring switching activity, which of this relationship of Energy (E) and Power (P) is FALSE:

a)

P = EtP\ =\ \frac{E}{t}

b)

P = QVtP\ =\ \frac{QV}{t}

c)

E = PfE\ =\ Pf

d)

E = CV2E\ =\ CV^2

8.

These are possible techniques to reduce power dissipation of a circuit EXCEPT:

a)

Reduce switching activity

b)

Reduce threshold voltage

c)

Reduce voltage supply

d)

Reduce memory size

9.

The impact of wide datapath to power dissipation of a circuit:

a)

P(dyn) increased, P(leak) increased

b)

P(dyn) decreased, P(leak) increased

c)

P(dyn) increased, P(leak) decreased

d)

P(dyn) decreased, P(leak) decreased

10.

Leakage power can be reduced using the following techniques EXCEPT:

a)

Shifting circuit to low leakage

b)

Cooling mode for high temperature parts

c)

Control VDDV_{DD} and VTHV_{TH}

d)

Increase the number of transistors

11.

This method could reduce switching activity:

a)

Clock gating

b)

Power gating

c)

Transistor gating

d)

Bus gating

12.

Which of the following is NOT a factor affecting static power consumption?

a)

Switching frequency

b)

Transistor size

c)

Supply voltage

d)

Temperature

13.

What is the primary cause of leakage power in CMOS technology?

a)

Subthreshold conduction

b)

Gate oxide tunneling

c)

Junction leakage

d)

All of the above

14.

Which of the following statements about dynamic power consumption is TRUE?

a)

It decreases with increased load capacitance.

b)

It is solely determined by static power.

c)

It increases with higher switching frequency.

d)

It is independent of supply voltage.