1.1 CPU & VON NEUMANN ARCHITECTURE

1.1 CPU & VON NEUMANN ARCHITECTURE

8th - 10th Grade

10 Qs

quiz-placeholder

Similar activities

1.1 Systems Architecture

1.1 Systems Architecture

10th - 11th Grade

13 Qs

1.1 GCSE Computing: CPU Components

1.1 GCSE Computing: CPU Components

10th Grade

10 Qs

GCSE Computer Science Unit 1 Test Prep

GCSE Computer Science Unit 1 Test Prep

9th - 12th Grade

15 Qs

STM OCR GCSE Computer Science: Section 1, Test 1

STM OCR GCSE Computer Science: Section 1, Test 1

9th - 11th Grade

15 Qs

Comp 01 assorted short answer revision

Comp 01 assorted short answer revision

9th - 10th Grade

10 Qs

A level Computer Science Fetch Decode Execute

A level Computer Science Fetch Decode Execute

10th Grade - University

11 Qs

1.1.4  Fetch Decode Execute Cycle

1.1.4 Fetch Decode Execute Cycle

1st - 10th Grade

10 Qs

1.1 System Architecture

1.1 System Architecture

10th Grade

14 Qs

1.1 CPU & VON NEUMANN ARCHITECTURE

1.1 CPU & VON NEUMANN ARCHITECTURE

Assessment

Quiz

Computers

8th - 10th Grade

Hard

Created by

Archie Holmes

Used 478+ times

FREE Resource

10 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the main purpose of the CPU?

To Fetch, Decode and Execute Instructions (in MEMORY).

To perform calculations.

To render graphics on a screen.

To manage the computer system.

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the main feature of the von Neumann Computer architecture?

There is a single PRIMARY MEMORY for both data and instructions.

The model as a single CPU

The instructions are stored in PRIMARY MEMORY

Data is stored in SECONDARY STORAGE

3.

MULTIPLE SELECT QUESTION

30 sec • 1 pt

What are the MAIN COMPONENTS of the CPU? (Tick all that are correct).

ALU

CU

Registers

Cache MEmory

BIOS

4.

MULTIPLE SELECT QUESTION

30 sec • 1 pt

Which of these are REGISTERS in the CPU? (Tick ALL that are correct)

Accumulator

ALU

Program Counter

Memory Address Register

Control Bus Register

5.

MULTIPLE SELECT QUESTION

30 sec • 1 pt

Tick all options that happen in the FETCH CYCLE?

PC is incremented

The Instruction at the MAR address is read from RAM

The PC value is copied to the MAR

The instruction in the IR is decoded

The value in the MDR is written to the address in the MAR.

6.

MULTIPLE SELECT QUESTION

30 sec • 1 pt

Tick all options that happen in the DECODE CYCLE?

PC is incremented

The Instruction at the MAR address is read from RAM

The PC value is copied to the MAR

The instruction in the IR is decoded by the CU

The value in the MDR is written to the address in the MAR.

7.

MULTIPLE SELECT QUESTION

30 sec • 1 pt

Tick all options that happen in the EXECUTE CYCLE?

IR is incremented

The data at the MAR address is read from RAM

The ALU performs any calculations required on the ACC

The instruction in the IR is decoded by the CU

The value in the MDR is written to the address in the MAR.

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?