VLSI design

VLSI design

University

20 Qs

quiz-placeholder

Similar activities

EFP #6 Hydrolic Machines and Maglev Trains

EFP #6 Hydrolic Machines and Maglev Trains

University

15 Qs

Momentum and Impulse

Momentum and Impulse

12th Grade - University

15 Qs

Fall 2023 Astro 150 Final Review Part 2

Fall 2023 Astro 150 Final Review Part 2

University

18 Qs

ENGINEERING PHYSICS

ENGINEERING PHYSICS

University

21 Qs

Chapter 14 Electric Current

Chapter 14 Electric Current

12th Grade - University

15 Qs

Inductance

Inductance

University

19 Qs

Calorimetry

Calorimetry

9th Grade - University

15 Qs

Biofizika 1-test

Biofizika 1-test

University

20 Qs

VLSI design

VLSI design

Assessment

Quiz

Physics

University

Practice Problem

Hard

NGSS
HS-PS3-5

Standards-aligned

Created by

ALKA Agrawal

Used 28+ times

FREE Resource

AI

Enhance your content in a minute

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

20 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

2. In CMOS logic circuit the p-MOS transistor acts as:

Pull down network

Pull down network

Pull up network

Load

Short to ground

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Doubling the amount of transistors in every 18 months, is known as

Gordan's Law

Moore's Law

Moor's law

None of these

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which type of substrate is used to design NMOS transistor?

p-type

n-type

polysilicon

none of these

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Silicon oxide is patterned on a substrate using:

Physical lithography

Chemical lithography

photolithography

none of these

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

which type of CMOS circuits are good and better

p-well

n-well

all of the mentioned

none of these

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

in CMOS fabrication, n-MOS and p-MOS are fabricated on the same substrate

true

false

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Accumulation in the substrate for a NMOS takes place when

Positive voltage is applied to the gate

negative Voltage is applied to the gate

The gate is grounded

Accumulation does not depend on the gate voltage

Access all questions and much more by creating a free account

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

Already have an account?