MPMC MODEL - IV PART A

MPMC MODEL - IV PART A

Professional Development

30 Qs

quiz-placeholder

Similar activities

VÒNG 1

VÒNG 1

KG - Professional Development

30 Qs

PROGRAMMING TECHNIQUES

PROGRAMMING TECHNIQUES

University - Professional Development

25 Qs

Clean Sweep - Esthetic Cleansers

Clean Sweep - Esthetic Cleansers

Professional Development

30 Qs

Bài Kiểm Tra 4 Môn - Toán, Văn, Anh, Lý,  Sinh

Bài Kiểm Tra 4 Môn - Toán, Văn, Anh, Lý, Sinh

Professional Development

25 Qs

KYC/PMLA

KYC/PMLA

Professional Development

25 Qs

Placement test

Placement test

Professional Development

25 Qs

UAS MORFOLOGI BAHASA INDONESIA GANJIL 2022-2023

UAS MORFOLOGI BAHASA INDONESIA GANJIL 2022-2023

University - Professional Development

25 Qs

21st century skills

21st century skills

Professional Development

25 Qs

MPMC MODEL - IV PART A

MPMC MODEL - IV PART A

Assessment

Quiz

Education

Professional Development

Easy

Created by

Kalyan Kumar

Used 13+ times

FREE Resource

AI

Enhance your content in a minute

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

30 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which operations are performed by the bit manipulating instructions of boolean processor?

Complement bit

Set bit

Clear bit

All of the above

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

It is an edge triggered input, which causes an interrupt request to the microprocessor.

NMA

INTR

INTA

ALE

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

It is used to write the data into the memory or the output device depending on the status of M/IO signal.

IR

HLDA

HR

WR

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which intruction is Used to load the address of operand into the provided register?

LEA

LDS

LES

LAHF

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following is not a data copy/transfer instruction?

MOV

PUSH

DAS

POP

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The instruction that is used for finding out the codes in case of code conversion problems is

XCHG

XLAT

XOR

JCXZ

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In shared bus architecture, the required processor(s) to perform a bus cycle, for fetching data or instructions is

one processor

two processors

more than two processors

none of the mentioned

Access all questions and much more by creating a free account

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

Already have an account?