EC8095_VLSI Design_IAT1_Part A

EC8095_VLSI Design_IAT1_Part A

University

30 Qs

quiz-placeholder

Similar activities

Chapter 8 - SELF-TEST

Chapter 8 - SELF-TEST

University

26 Qs

Digital Exam Review

Digital Exam Review

University

27 Qs

EC8095 VLSI Design IAT2 Part A

EC8095 VLSI Design IAT2 Part A

University

30 Qs

PAT Gambar Teknik Semester Genap 2019/2020

PAT Gambar Teknik Semester Genap 2019/2020

KG - Professional Development

33 Qs

Dasar Teknik Digital Kelas B

Dasar Teknik Digital Kelas B

University

30 Qs

Field-Effect Transistors (FETs)

Field-Effect Transistors (FETs)

University

25 Qs

Quiz sur les Circuits Programmables

Quiz sur les Circuits Programmables

University

30 Qs

Final Examination Logic Circuit Controller

Final Examination Logic Circuit Controller

University

25 Qs

EC8095_VLSI Design_IAT1_Part A

EC8095_VLSI Design_IAT1_Part A

Assessment

Quiz

Other

University

Medium

Created by

Jayamani K

Used 4+ times

FREE Resource

30 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

The number of transistors in a chip gets doubled for every 18 months is called ________________<br />
Newtons law
Moores law
square law
Lenz law

2.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

Transistors are used to ________________
Amplification/increasing strength of signal
degrading the signal
to pass the signal<br />
none of these

3.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

In CMOS, the pull up network and pull down network consists of ________________ and ________________respectively.
PMOS & NMOS
NMOS & PMOS
ONLY PMOS
ONLY NMOS

4.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

iIn CMOS inverter, when Vin = 0, the direct path exists between ________________ and ________________
VDD to VSS
VDD to Output
output to VSS
none of these

5.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

When a direct path exists between VDD to VSS then it leads to ________________power consumption.
static
dynamic
no power
none of these

6.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

For 2 input NAND gate, the two nmos transistors are connected in ________________in pull down network
parallel
straight line
series
any form

7.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

MOSFET is also called as________________
FinFET
CNTFET
SET
IGFET

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?