EC8691 MPMC IAT II - Part B

EC8691 MPMC IAT II - Part B

University

15 Qs

quiz-placeholder

Similar activities

QUIZ 1 - RIZAL

QUIZ 1 - RIZAL

KG - Professional Development

10 Qs

Do You Really Know ME?

Do You Really Know ME?

5th Grade - University

13 Qs

Who Wants To Be A Millionaire

Who Wants To Be A Millionaire

1st Grade - University

15 Qs

Economic Activities

Economic Activities

11th Grade - University

16 Qs

Latest Technology in Modern Hotel

Latest Technology in Modern Hotel

University

10 Qs

Oxy-Fuel Cutting set up

Oxy-Fuel Cutting set up

University

15 Qs

REVISION BASIC ACCOUNTING KNOWLEDGE

REVISION BASIC ACCOUNTING KNOWLEDGE

University

12 Qs

Ecosystem Services

Ecosystem Services

University

17 Qs

EC8691 MPMC IAT II - Part B

EC8691 MPMC IAT II - Part B

Assessment

Quiz

Other

University

Easy

Created by

Sruthi Ramachandran

Used 3+ times

FREE Resource

AI

Enhance your content

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

15 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

In max mode, control bus signal S0, S1, S2 are sent out in _____ form
decoded
encoded
shared
unshared

2.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

If 8086 uses 16-bit I/O address, then it can address upto ______ I/O ports.
65536
128
4096
256

3.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

IN and OUT instructions are used in _____________
I/O mapped I/O
Memory mapped I/O
both a and b
none of the above

4.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

The fractional part of 8087 internal bus is ___ bits
90
15
70
68

5.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

________ instruction is used to wakeup the coprocessor and handover the execution.
WAIT
ESC
LOCK
TEST

6.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

Which of the following statements on DRAM are correct? <br />i) Page mode read operation is faster than RAS read<br />ii) RAS input remains active during column address strobe. <br />iii) The row and column addresses are strobed into the internal buffers using RAS and CAS inputs respectively.
I & II
III
I & II
all

7.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

In 8251, to select synchonous mode in the mode instruction format, the B1, B2 bits are set to _____
0,0
0, 1
1, 0
1,1

Create a free account and access millions of resources

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

By signing up, you agree to our Terms of Service & Privacy Policy

Already have an account?