Instruction format and addressing mode

Instruction format and addressing mode

University

8 Qs

quiz-placeholder

Similar activities

Assembly Language

Assembly Language

University

10 Qs

Building a CPU

Building a CPU

University

9 Qs

Quiz 3 Pengantar Organisasi Komputer 2023-1

Quiz 3 Pengantar Organisasi Komputer 2023-1

University

10 Qs

221 - Quiz11 jumps

221 - Quiz11 jumps

University

12 Qs

Arsitektur Komputer Pertemuan 11

Arsitektur Komputer Pertemuan 11

University

10 Qs

Arkom 13

Arkom 13

University

10 Qs

Unit 3 : Addressing Mode

Unit 3 : Addressing Mode

University

7 Qs

assemblyLanguageChap2

assemblyLanguageChap2

University

10 Qs

Instruction format and addressing mode

Instruction format and addressing mode

Assessment

Quiz

Computers

University

Medium

Created by

Abhishek Pandey

Used 8+ times

FREE Resource

8 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 5 pts

Operation code field is present in :

programming language instruction

assembly language instruction

one of the mentioned

machine language instruction

2.

MULTIPLE CHOICE QUESTION

30 sec • 5 pts

STOP is an example of

Zero Address instruction

One address Instruction

two address instructiom

three address instruction

3.

MULTIPLE CHOICE QUESTION

30 sec • 5 pts

ADD C is

zero address instruction

one address instruction

three address instruction

none

4.

MULTIPLE CHOICE QUESTION

30 sec • 5 pts

MOV R1, R2

Zero Address Instruction

Two address instruction

One address instruction

NONE

5.

MULTIPLE CHOICE QUESTION

30 sec • 5 pts

ADD X, R1, R2

Zero Address instruction

Three Address

instruction

Zero address Instruction

None

6.

MULTIPLE CHOICE QUESTION

30 sec • 5 pts

Stack works on

LIFO

FIFO

FCFI

NONE

7.

MULTIPLE CHOICE QUESTION

30 sec • 5 pts

A machine language instruction format consists of

Operand field

Operation code field

Operation code field & operand field

none

8.

MULTIPLE CHOICE QUESTION

30 sec • 5 pts

Which addressing mode execute its instructions within CPU without the necessity of reference memory for operands?

Direct Mode

Register Mode

Indirect Mode

ALL