Computer Architecture

Computer Architecture

9th - 12th Grade

22 Qs

quiz-placeholder

Similar activities

OCR A Level Computer Science (H446) - Component 1.1.1 - Structure and Function of the Processor

OCR A Level Computer Science (H446) - Component 1.1.1 - Structure and Function of the Processor

11th Grade - University

23 Qs

Computer organisation & architecture

Computer organisation & architecture

12th Grade - University

20 Qs

Processor fundamental

Processor fundamental

9th - 12th Grade

18 Qs

Topic 2

Topic 2

11th - 12th Grade

19 Qs

Von Neumann, Fetch-Decode-Execute!

Von Neumann, Fetch-Decode-Execute!

10th - 11th Grade

18 Qs

CPU

CPU

11th Grade

19 Qs

GCSE Computer Architecture

GCSE Computer Architecture

10th - 11th Grade

20 Qs

1 OCR GCSE Computer Science - Fetch Decode Execute

1 OCR GCSE Computer Science - Fetch Decode Execute

10th - 11th Grade

17 Qs

Computer Architecture

Computer Architecture

Assessment

Quiz

Computers

9th - 12th Grade

Hard

Created by

Ryan Coughlin

Used 41+ times

FREE Resource

22 questions

Show all answers

1.

MULTIPLE SELECT QUESTION

45 sec • 1 pt

What are the 4 fundamental components of the von Neumann machine?

input/output

ALU

Control Unit

Memory Unit

Buses

2.

FILL IN THE BLANK QUESTION

1 min • 1 pt

Computers are able to be programmed because of the s_____ p______ c______

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In a von Neumann computer, where are the program instructions stored?

memory

storage

buses

buffers

4.

MULTIPLE SELECT QUESTION

45 sec • 1 pt

Which is not a register?

PC

MAR

MDR

CIR

ALU

5.

REORDER QUESTION

1 min • 1 pt

What are the steps of the fetch decode execute cycle

Value in PC is sent to MAR

PC increments by 1

Address in MAR is sent along address bus, "read" signal is sent along control bus

instruction from memory address (sent from MAR) is sent along data bus to MDR

instruction in MDR is sent to CIR, is then decoded and executed

6.

REORDER QUESTION

1 min • 1 pt

What are the steps of reading from memory to the CPU

Address to read is put into MAR

Value in MAR is sent along address bus, a "read" signal is sent along the control bus

Data pointed to by address (in MAR) is sent along data bus to MDR

Data is now in MDR

7.

MULTIPLE SELECT QUESTION

45 sec • 1 pt

Which bus is always bidirectional?

data

control

system

address

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?