Post-Test CPE15 - HDL

Post-Test CPE15 - HDL

Professional Development

65 Qs

quiz-placeholder

Similar activities

CompTIA ITF+

CompTIA ITF+

Professional Development

60 Qs

Azure Fundamentals (AZ-900)

Azure Fundamentals (AZ-900)

Professional Development

67 Qs

Doors

Doors

1st Grade - Professional Development

60 Qs

Microprocessor 8085

Microprocessor 8085

Professional Development

60 Qs

Cambridge - IGCSE - Computer Science - Input Devices

Cambridge - IGCSE - Computer Science - Input Devices

11th Grade - Professional Development

66 Qs

HCI Midterm Exam

HCI Midterm Exam

Professional Development

60 Qs

Java Tokens Identifiers Keyword

Java Tokens Identifiers Keyword

Professional Development

69 Qs

Servlets, JSP & XML

Servlets, JSP & XML

Professional Development

70 Qs

Post-Test CPE15 - HDL

Post-Test CPE15 - HDL

Assessment

Quiz

Computers

Professional Development

Easy

Created by

F.L.; Urera

Used 3+ times

FREE Resource

65 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

It is a set of notations, similar to software programming languages, used for modeling the logical function of digital circuits and systems.

PL

HPL

HDL

MS

2.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

The full form of HDL is _________________

Higher Descriptive Language

Higher Definition Language

Hardware Description Language

High Descriptive Language

3.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

The Verilog HDL code starts with the keyword_________

always

module

endmodule

items

4.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

The Verilog HDL code ends with the keyword_________

always

module

keys

endmodule

5.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

Different types of modelling in Verilog HDL are _____

Gate level, Data flow and Behavioral

data, case and type

Gate, Logic and gates

None

6.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

The symbol used for Logical AND operation is ______

and

or

&&

None

7.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

A simulator interprets the HDL description and produces a readable output, such as a timing diagram, that predicts how the hardware will behave before its is actually fabricated.

HDL

Verilog

VHDL

Logic Synthesis tool

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?