Big A-Level Quiz

Big A-Level Quiz

12th Grade

25 Qs

quiz-placeholder

Similar activities

Fundamentals of Computers

Fundamentals of Computers

5th Grade - University

30 Qs

15.1 Processors, Parallel Processing and VMs  Cambridge iA 9618

15.1 Processors, Parallel Processing and VMs Cambridge iA 9618

12th Grade

20 Qs

Linked Lists Quiz

Linked Lists Quiz

12th Grade

20 Qs

Binary-Denary-Hexadecimal

Binary-Denary-Hexadecimal

9th - 12th Grade

20 Qs

Komputer & Jaringan Dasar

Komputer & Jaringan Dasar

10th - 12th Grade

20 Qs

Computer Components

Computer Components

8th - 12th Grade

20 Qs

1.1 Systems Architecture/CPU OCR

1.1 Systems Architecture/CPU OCR

7th - 12th Grade

21 Qs

Computer Architecture

Computer Architecture

10th - 12th Grade

20 Qs

Big A-Level Quiz

Big A-Level Quiz

Assessment

Quiz

Computers

12th Grade

Easy

Created by

Stephen Cooper

Used 2+ times

FREE Resource

25 questions

Show all answers

1.

MATCH QUESTION

1 min • 1 pt

Match the following registers with their purpose

MAR

Holds the memory location from which or to which data will be read or written.

ACC

Holds the current instruction.

PC

Holds data that has been read from memory or is about to be written to memory.

MDR

Holds the result of the current instruction.

CIR

Holds the memory location of the next instruction to be fetched.

2.

REORDER QUESTION

1 min • 1 pt

Put these into the correct order.

Retrieve the instruction stored at the memory address specified by MAR via the data bus.

Load the address of the next instruction from the Program Counter (PC) into the Memory Address Register (MAR).

Decode the instruction stored in the Current Instruction Register (CIR).

Transfer the fetched instruction into the Current Instruction Register (CIR) for decoding.

Send the address from MAR over the Address Bus to memory.

3.

DRAG AND DROP QUESTION

1 min • 1 pt

​ (a)   ​ in CPUs is a technique used to enhance efficiency by ​ (b)   the execution of multiple instructions. In a pipelined processor, the execution of an instruction is divided into several stages, allowing multiple instructions to be processed ​ (c)   . As one instruction progresses through the pipeline stages, the CPU can initiate the execution of the next instruction, resulting in better ​ (d)   .​

pipelining
overlapping
concurrently
throughput
in parallel
caching
stopping
forcing

4.

CLASSIFICATION QUESTION

3 mins • 1 pt

Sort these statements as to whether they describe Harvard or Von Neumann Architecture.

Groups:

(a) Harvard

,

(b) Von Neumann

Separate memory spaces for instructions and data.

Single memory space for both data and instructions.

Parallel access speeds up execution.

Used in embedded systems.

Typically slower execution of instructions.

Widely used in general purpose computers.

5.

CLASSIFICATION QUESTION

3 mins • 1 pt

Sort these statements into those that describe RISC and those that describe CISC.

Groups:

(a) RISC

,

(b) CISC

Supports pipelining

Has a simplified instruction set.

Have large and diverse instruction sets.

Typically have higher power consumption.

6.

FILL IN THE BLANK QUESTION

1 min • 1 pt

Using multiple cores allows for ________ processing.

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of these is NOT an advantage of cloud storage?

It provides easily scalable storage.

It is accessible from anywhere with internet access.

It allows for easy sharing and collaboration on files.

It is more expensive than local storage.

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?