Chapter 2: Architecture of the ARM Processor

Chapter 2: Architecture of the ARM Processor

University

15 Qs

quiz-placeholder

Similar activities

Day2-screening-2

Day2-screening-2

University - Professional Development

10 Qs

PTS Informatika X E3

PTS Informatika X E3

10th Grade - University

20 Qs

1.1 Hardware

1.1 Hardware

12th Grade - University

20 Qs

IOT_Quiz

IOT_Quiz

University

10 Qs

ICT

ICT

University

20 Qs

Control Operations and Instruction Sets Quiz

Control Operations and Instruction Sets Quiz

University

10 Qs

STM32 Fundamentals

STM32 Fundamentals

12th Grade - Professional Development

10 Qs

SRM COA

SRM COA

University

10 Qs

Chapter 2: Architecture of the ARM Processor

Chapter 2: Architecture of the ARM Processor

Assessment

Quiz

Computers

University

Medium

Created by

SITI ZARINA BINTI MOHD MUJI SITI ZARINA BINTI MOHD MUJI

Used 1+ times

FREE Resource

15 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What are the functional units in an ARM core connected by?

The functional units in an ARM core are connected by a bus or interconnect.

The functional units in an ARM core are connected by wires.

The functional units in an ARM core are connected by a network.

The functional units in an ARM core are connected by a pipeline.

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

How does data enter the processor core?

Through the data bus

Through the power supply

Through the cooling system

Through the external storage

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which architecture uses the same bus for data items and instructions?

Harvard architecture

Von Neuman

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the role of the instruction decoder in the ARM architecture?

To decode instructions into signals for execution

To store data temporarily

To manage power consumption

To handle input/output operations

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the main difference between Von Neumann and Harvard architectures as shown in the diagram?

Von Neumann architecture uses a single memory for both instructions and data, while Harvard architecture uses separate memories for instructions and data.

Von Neumann architecture uses separate memories for instructions and data, while Harvard architecture uses a single memory for both.

Von Neumann architecture is used in modern computers, while Harvard architecture is obsolete.

Von Neumann architecture is faster than Harvard architecture.

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In the Von Neumann architecture, what type of bus is used?

Shared bus

Separate bus

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What type of architecture does the ARM processor use?

Load-store architecture

Harvard architecture

Von Neumann architecture

CISC architecture

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?