WJEC Computer Science GCSE  Hardware - Architecture

WJEC Computer Science GCSE Hardware - Architecture

10th Grade

20 Qs

quiz-placeholder

Similar activities

Computer architecture

Computer architecture

10th - 11th Grade

20 Qs

UNIT 1.1 Systems architecture

UNIT 1.1 Systems architecture

10th Grade

25 Qs

1.1.1 The CPU

1.1.1 The CPU

10th - 11th Grade

15 Qs

Hardware: Edexcel GCSE Computer Science

Hardware: Edexcel GCSE Computer Science

9th - 12th Grade

20 Qs

Von Neumann, Fetch-Decode-Execute!

Von Neumann, Fetch-Decode-Execute!

10th - 11th Grade

18 Qs

Computer Science ALevel

Computer Science ALevel

10th - 12th Grade

15 Qs

OCR GCSE Computer Science: 1.1 Architecture (Part 2)

OCR GCSE Computer Science: 1.1 Architecture (Part 2)

10th Grade

18 Qs

OCR J277 1.1 Systems Architecture

OCR J277 1.1 Systems Architecture

10th - 11th Grade

20 Qs

WJEC Computer Science GCSE  Hardware - Architecture

WJEC Computer Science GCSE Hardware - Architecture

Assessment

Quiz

Computers

10th Grade

Medium

Created by

H Bryant

Used 2+ times

FREE Resource

20 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Which of the following statements correctly differentiates the Von Neumann architecture from the Harvard architecture?

Von Neumann architecture uses separate memory for instructions and data, while Harvard architecture uses a single memory for both.

Von Neumann architecture uses a single memory for instructions and data, while Harvard architecture uses separate memories for instructions and data.

Both architectures use separate memories for instructions and data.

Both architectures use a single memory for instructions and data.

2.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

In the fetch-decode-execute cycle, what is the role of the Programme Counter (PC)?

It holds the instruction that has just been fetched from memory.

It keeps track of the memory address of the instruction that is to be executed next.

It performs arithmetic and logical operations.

It decodes the programme instruction.

3.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Which register temporarily holds the instruction that has just been fetched from memory?

Program Counter (PC)

Memory Address Register (MAR)

Current Instruction Register (CIR)

Control Unit (CU)

4.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Which component of the CPU is responsible for performing mathematical and logical operations?

Control Unit (CU)

Arithmetic Logic Unit (ALU)

Memory Address Register (MAR)

Current Instruction Register (CIR)

5.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

What is the primary function of the Control Unit (CU) in the CPU?

It performs arithmetic and logical operations.

It decodes programme instructions and coordinates the activation of machine resources.

It stores the address of the next instruction to be executed.

It temporarily holds the fetched instruction.

6.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

How does increasing the cache size affect CPU performance?

It decreases the hit rate and slows down performance.

It improves performance by providing instructions and data to the CPU at a faster rate.

It has no impact on CPU performance.

It increases the power consumption without affecting performance.

7.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

What is one potential drawback of increasing the clock speed of a CPU?

It decreases the fetch-decode-execute cycle speed.

It reduces the power requirements.

It can create greater requirements for heat dissipation.

It has no impact on battery life.

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?