Font size
WorksheetsMicro processor and Micro controller UNIT 2
Total questions: 50
Worksheet time: 46mins
Memory size of 8086 microprocessor
1MB
4KB
256 bytes
128bytes
The number of General Purpose Registers present in 8086 microprocessor
4
14
10
34
CMP does
internal subtraction and store the result in accumulator
internal addition and store the result in accumulator
internal subtraction and doesn't store any result
Which of the following is a 16-bit register?
AL
AX
AH
All of the mentioned
What function which can stop the main program and do other subprograms?
Interrupt
Timer
Counter
SPI
Which architecture is used to store program and data
Vonnewmann
Havard
Reduced instruction set
Complex instruction set
The TMOD register is __ bit register
2
4
8
16
What steps are followed when we need to turn on any timer?
Load the count, start the timer, keep monitoring, stop the timer
Load TMOD, load the count, start the timer, keep monitoring, stop the timer
Start the timer, keep monitoring, stop the timer
Load TMOD, keep monitoring, stop the timer
Internal Ram memory of 8051
64k
4k
128 byte
256 byte
Which of the ports act as 16 bit address line for transferring data through it?
Port 0 & port 1
Port 1 & port 2
Port 0 & port 2
Port 1 & port 3
In 8086 the overflow flag is set when______.
The sum is more than 16 bit
Carry and sign flags are set
Signed numbers go out of their range after an arithmetic operation
During subtraction
Which is the microprocessor comprises?
Register section
One or more ALU
Control unit
All of the mentioned
The instruction “JUMP” belongs to
a) sequential control flow instructions
b) control transfer instructions
c) branch instructions
d) Arithmetic nstructions
If the data is present in a register and it is referred using the particular register, then it is
a) direct addressing mode
b) register addressing mode
c) indexed addressing mode
d) immediate addressing mode
The instruction, MOV AX,[BX] is an example of
a) direct addressing mode
b) register addressing mode
c) register relative addressing mode
d) register indirect addressing mode
The logic required for implementing a program can be expressed in terms of
a) flowchart
b) algorithm
c) flowchart & algorithm
d) none of the mentioned
_______ is the most important segment and it contains the actual assembly language instructions to be executed by the microprocessor.
Data segment
Code segment
Stack segment
Extra segment
What is /are the improvement is in the architecture of 8086 over 8085 architecture
A 16-bit ALU, a set of 16-bit registers
Segmented memory addressing
Fetched instruction queue for overlapped fetching and execution
All of the mentioned
The instruction that loads effective address formed by destination operand into the specified source register is
a.LEA
b.LDS
c.LES
d.LAHF
The signals assigned to pins _________ will be different for maximum and minimum modes of operation.
21 to 34
24 to 34
24 to 31
21 to 31
Apart from CLK input, 8284 also provides _______ and ________signals to 8086.
HOLD and HLDA
HOLD and RESET
HOLD and READY
RESET and READY
1. All the pins of 8086 are ___________compatible.
TTL
CMOS
ECL
RTL
2. The signals assigned to pins _________ will be different for maximum and minimum modes of operation.
(a) 21 to 34
(b) 24 to 34
(c) 24 to 31
(d) 21 to 31
11. De-multiplexing of address/status lines and address/data lines is done using
(a) 4-bit D-latch
(b) 8-bit D-latch
(c) 12-bit D-latch
(d) 16-bit D-latch
12. _____ pin is used to select the mode of operation of 8086.
31
32
33
34
14. Which of the following information are provided by timing diagram?
(a) High state
(b) Low state
(c) High impedance
(d) All the above
15. ______ is not an example for programmed data transfer.
ADC
DAC
7 Segment LED
DMA
16. __________ states are required for a interrupt acknowledge cycle.
Five T states
Four T states
Six T states
Eight T states
Which register is used to get input data and send output data when I/O instruction is executed in the 8086?
BX
AX
CX
DX
In a microprocessor wait states are used to
Make the processor waiting during a DMA operation
Make the processor waiting during an interrupt processing
Make the processor waiting during a power shutdown
Interface slow peripherals to the processor
_____________signal prevent the microprocessor from reading the same data more than one
Pipelining
Handshaking
Controlling
Signaling
Bits in IRR interrupt
Reset
Set
Start
Stop
Bits in IRR interrupt
Reset
Set
Start
Stop
_________generate interrupt signal to microprocessor and receive acknowledge
Priority resolver
Control logic
Interrupt request register
Interrupt register
The _______is used to connect more microprocessor
Peripheral device
Cascade device
I/O device
Control unit
In 8086 the overflow flag is set when
the sum is more than 16 bits.
signed numbers go out of their range after an arithmetic operation.
subtraction
carry and sign flags are set.
In 8086 microprocessor one of the following statements is not true?
coprocessor is interfaced in max mode.
coprocessor is interfaced in min mode
I /O can be interfaced in max / min mode.
supports pipelining
8255 is a
programmable parallel interface
Programmable Peripheral Interfacing
PPI CONTROLLER
PIC CONTROLLER
What are the most essential components of a microprocessor?
Control Unit
Register
Arithmetic Logic Unit (ALU)
All of the above
What is a bus inside a microprocessor?
a channel for calculating data within the RAM
a communication system (channel) that transfers data between components inside a computer
a transportation of people
wires inside a computer for conducting electrons
Read the statements answer following questions.
DMA controller is a control unit, part of I/O device's interface circuit, which can transfer blocks of data between I/O devices and main memory with minimal intervention from the processor.
Why DMA controller is used.
To control processor
To speed up I/O device processing
To manage memory allocation
To perform arithmetic operation
What are the three microprocessor steps?
Input, processing, output
Input, storage, output
Fetch, decode, execute
Reset, Set, Toggle
Which location specify the storage/loading of vector address during the interrupt generation?
Stack Pointer
Program Counter
Data Pointer
All of the above
Which is not the control bus signal:
READ
WRITE
RESET
NONE
The external system bus architecture is created using from ______ architecture:
Pascal
Dennis Ritchie
Charles Babbage
Von Neumann
______ is needed to convert a high level language to machine language
compiler
assembler
browser
editor
What is the status of stack pointer for the execution of PUSH and POP operations ?
It gets post-decremented for PUSH & pre-incremented for POP
It gets pre-incremented for PUSH as well as POP
It gets pre-incremented for PUSH & post-decremented for POP
It gets post-decremented for PUSH as well as POP
Each time __________ ticks , an instruction is carried out in a computer
Lock
Clock
Sensor
LED
