NEW
Font size
WorksheetsDigital Electronics Lab Exam- part 2
Total questions: 20
Worksheet time: 10mins
The truth table for an S-R flip-flop has how many VALID entries?
a) 1
b) 2
c) 3
d) 4
In S-R flip-flop, if Q = 0 the output is said to be ___________
a) Set
b) Reset
c) Previous state
d) Current state
The flip-flops which has not any invalid states are _____________
a) S-R, J-K, D
b) S-R, J-K, T
c) J-K, D, S-R
d) J-K, D, T
Sequential circuit contains
a) No memory element
b) Atleast one memory element
c) All inputs applied simultaneously
d) None of the above
T Flip flop is used as
Transfer data circuit
Toggle switch
Time delay switch
None of the above
On a master-slave flip-flop, when is the master enabled?
A.when the gate is LOW
B.when the gate is HIGH
C.both of the above
D.neither of the above
How many natural states will there be in a 4-bit synchronous counter?
a) 4
b) 8
c) 16
d) 32
Asynchronous counter is otherwise known as ----------
Parallel counter
Ripple counter
synchronous counter
None of the above
in ----------- counter output of the last flip flop is connected to the first flip flop
Ripple counter
Ring counter
Johnson counter
Parallel counter
Following flip flop is used to eliminate race around problem
SR Flip flop
JK Flip flop
Master Slave Flip flop
D Flip flop
A flip flop can store
1 bit
2 bits
4 bits
8 bits
What type of Flip-Flop is pictured here?
J-K
D
S-R
Toggle
In Asynchronous counters the output of one FF is used as the clock for next FF; Say True or False
True
False
The terminal count of a modulus-11 binary counter is ________.
1010
1000
1001
1011
What is the difference between combinational logic and sequential logic?
Combinational circuits are not triggered by timing pulses, sequential circuits are triggered by timing pulses
Combinational and sequential circuits are both triggered by timing pulses
Neither circuit is triggered by timing pulses.
How many different states does a 3-bit asynchronous counter have?
2
4
8
16
The number of flip-flops are required for mod-5 counter
1
2
3
4
In design a counter circuit, the most commonly used flip-flop is
SR FF
D FF
JK FF
Latch
The minimum number of flip-flops required for a synchronous decade counter (mod 10 counter) is
1
2
3
4
A Johnson Counter or “Twisted Ring Counters” is a Shift Register with the .......... of the last flip flop is connected to the input of the first.
Q output
Q’ output
