WorksheetsVerilog HDL
Total questions: 20
Worksheet time: 10mins
Modules written in verilog can represent a design
At the behavioral level
At the dataflow level
At the switch level
All of these
Operator which precedes the operand
Unary
Binary
Ternary
None
Which is legal negative number
4'd-3
6'-d3
-6d'3
None
What is the default value for reg data type
0
1
z
x
Turn off delay means, gate output transition to
0
1
z
x
What is system task to suspend simulation
$finish
$monitor
$display
$stop
Parameter value can be overridden at module instance by
Specparam
Defparam
Parameter
None
In continuous assignment left hand side must be
net
reg
scalar or vetor net
scalar or vector reg
10 % 3 evaluates to
-1
1
0
x
What are the possible values of == operator
0,1
0,x
1,x
0,1,x
What is the time period of clock #10 clock = ~clock
10
20
.05
.1
If x=4'b1100 then x<<2 is
4'b1000
4'b0000
4'b0011
4'b0110
If A=1'b1,B=2'b01,C=2'b00 then Y= {A,B[0],C[1]} equals
3'b110
3'b100
3'b101
3'b000
wait statement is
edge sensitive bit
level sensitive
both
none
<= is used in
Blocking
Non Blocking
Both
None
Asynchronous reset is
Clock dependent
Clock independent
Either
None
For describing circuits like flip flops _____________ statement is used
always
assign
initial
forever
Which construct is used to execute loop fixed number of times
while
forever
for
none
Inout ports must always be
net
reg
trireg
none
RTL stands for _____________.
resistor‐transfer logic
register‐transistor logic
register‐transfer logic
none of these
