
Asynchronous and Synchronous Counters
Presentation
•
Other
•
9th - 12th Grade
•
Medium
Jennifer Fenn
Used 9+ times
FREE Resource
7 Slides • 5 Questions
1
What is an asynchronous counter?
Output is free from the clock signal
Supplied with different clock signals, there may be delay in producing output.
The clock inputs of all flip flops are cascaded and the D input of each flip flop is connected to a state output of the flip flop.
The flip flop will toggle at each active edge or positive edge of the clock signal.
The clock input from Q' output of the previous flip flop.
2
What is a synchronous counter?
All flip -flops are simultaneously clocked by and external clock.
Synchronous counters are faster than asynchronous counters.
Synchronous counters do not suffer from the ripple effect that asynchronous counters do.
They require more logic.
3
1.) Label the counters in green.
2.) Notice the difference between these two.
3.)
4
1.) Label the clock pulses.
2.) Label the count (at the bottom
3.) Add dotted lines between pulses starting from pulses down to align with the count at the bottom.
5
6
Multiple Choice
What is happening with Q0? (red arrows)
Toggles on Falling Edge of CLOCK & Q0 = 1
Toggles on Falling Edge of CLOCK
Toggles on Falling Edge of CLOCK & Q0 = 1 & Q1 = 1
Nothing, it remains low all the time.
7
Multiple Choice
What is happening with Q1? (purple arrows)
Toggles on Falling Edge of CLOCK & Q0 = 1
Toggles on Falling Edge of CLOCK
Toggles on Falling Edge of CLOCK & Q0 = 1 & Q1 = 1
Nothing, it remains low all the time.
8
Multiple Choice
What is happening with Q2? (green arrows)
Toggles on Falling Edge of CLOCK & Q0 = 1
Toggles on Falling Edge of CLOCK
Toggles on Falling Edge of CLOCK & Q0 = 1 & Q1 = 1
9
10
1.) Add the label for the function of each flip flop.
2.) Circle the external clock.
11
Multiple Choice
Ripple counters are also called ______?
SSI Counter
Asynchronous counters
Synchronous counters
mode counter
12
Multiple Choice
A ring counter with 5 flip flops will have ____ states,
5
10
32
12
What is an asynchronous counter?
Output is free from the clock signal
Supplied with different clock signals, there may be delay in producing output.
The clock inputs of all flip flops are cascaded and the D input of each flip flop is connected to a state output of the flip flop.
The flip flop will toggle at each active edge or positive edge of the clock signal.
The clock input from Q' output of the previous flip flop.
Show answer
Auto Play
Slide 1 / 12
SLIDE
Similar Resources on Wayground
11 questions
Kinematic Equations Part 2
Presentation
•
9th - 12th Grade
11 questions
U5 - Lesson 3: Ocean Features
Presentation
•
9th - 12th Grade
11 questions
Recent News- 11/9/2023
Presentation
•
9th - 12th Grade
11 questions
Independent Clauses with Commas
Presentation
•
9th - 12th Grade
11 questions
GCSE wk1/GCSE+ wk3 Y lesson Probability scale pre test
Presentation
•
9th Grade - University
13 questions
Future tenses
Presentation
•
9th - 12th Grade
10 questions
E-Grid 2 WK 3 D1
Presentation
•
KG
10 questions
Lesson 6.1
Presentation
•
9th - 12th Grade
Popular Resources on Wayground
19 questions
Naming Polygons
Quiz
•
3rd Grade
10 questions
Prime Factorization
Quiz
•
6th Grade
20 questions
Math Review
Quiz
•
3rd Grade
15 questions
Fast food
Quiz
•
7th Grade
20 questions
Main Idea and Details
Quiz
•
5th Grade
20 questions
Context Clues
Quiz
•
6th Grade
20 questions
Inferences
Quiz
•
4th Grade
19 questions
Classifying Quadrilaterals
Quiz
•
3rd Grade
Discover more resources for Other
10 questions
Fact Check Ice Breaker: Two truths and a lie
Quiz
•
5th - 12th Grade
10 questions
Video Games
Quiz
•
6th - 12th Grade
5 questions
A.EO.1-4 Quizizz Day 1
Quiz
•
9th - 12th Grade
10 questions
Logos
Quiz
•
6th - 9th Grade
100 questions
Biology EOC Review
Quiz
•
9th - 12th Grade
50 questions
Biology Final Review
Quiz
•
10th Grade
5 questions
A.EO.1-4 Quizizz Day 2
Quiz
•
9th - 12th Grade
12 questions
Name that Candy
Quiz
•
KG - 12th Grade