

J277 1.1.1,System Architecture
Presentation
•
Computers
•
12th Grade
•
Medium
Ian Currie
Used 4+ times
FREE Resource
35 Slides • 27 Questions
1
© OCR 2020
Topic 1.1 Systems architecture
Sub topic1.1.1 – Architecture of the CPU
Lesson 1 of 9 - The purpose of the CPU
2
© OCR 2020
Main computer components
CPU
Main
memory
Input
Output
Secondary
Storage
3
Open Ended
What is the purpose of CPU?
4
© OCR 2020
CPU- Central Processing Unit
The processor is like
a brain.
The processor
controls all the
processing of the
computer. The
‘brains’ of the
computer
5
© OCR 2020
The Processor
• Carries out instructions (executes
instructions).
• Processes data.
• Retrieves data/instructions from main
memory (fetches).
• Stores data into main memory once
executed.
6
© OCR 2020
Fetch-execute cycle
Fetch
Decode
Execute
• FETCH – Fetches the
next instruction and
associated data to be
fetched from main
memory
• DECODE – Interprets
the instruction,
decodes it.
• EXECUTE – Performs
the instruction, it
executes it.
7
Fill in the Blanks
8
Fill in the Blanks
9
Fill in the Blanks
10
Fill in the Blanks
11
© OCR 2020
OCR Resources:the small print
OCR’s resources are provided to support the delivery of OCR qualifications, but in no way constitute an endorsed teaching method that is required by the Board, and the decision to use them lies with the individual teacher. Whilst every
effort is made to ensure the accuracy of the content, OCR cannot be held responsible for any errors or omissions within these resources.
Our documents are updated over time. Whilst every effort is made to check all documents, there may be contradictions between published support and the specification, therefore please use the information on the latest specification at all
times. Where changes are made to specifications these will be indicated within the document, there will be a new version number indicated, and a summary of the changes. If you do notice a discrepancy between the specification and a
resource please contact us at:
resources.feedback@ocr.org.uk.
© OCR 2020 - This resource may be freely copied and distributed, as long as the OCR logo and this message remain intact and OCR is acknowledged as the originator of this work. OCR acknowledges the use of the following content:
Please get in touch if you want to discuss the accessibility of resources we offer to support delivery of our qualifications: resources.feedback@ocr.org.uk
12
© OCR 2020
Topic
Allocated time
Lesson 2 - Big picture
5 minutes
Lesson 2 – Activity 1
10 minutes
Lesson 2 – Activity 2
10 minutes
Plenary
5 minutes
Talking through lesson 2 slides
30 minutes
Lesson 3 – Big picture
5 minutes
Lesson 3 – Activity 1
10 minutes
Lesson 3 – Activity 2
15 minutes
Plenary
5 minutes
Talking through lesson 3 slides
25 minutes
Content
13
© OCR 2020
Learning objectives
• To be able to describe the common CPU
components and their function.
▪ ALU (Arithmetic Logic Unit)
▪ CU (Control Unit)
▪ Cache
▪ Registers
14
© OCR 2020
Keywords
• Processor
• Instruction
• Arithmetic Logic
Unit
• Control Unit
• Registers
• Accumulator
15
© OCR 2020
CPU components
• The main components are called:
▪ Control Unit (CU)
▪ Arithmetic Logic Unit (ALU)
▪ Registers that help carry out the above
operations.
▪ Registers are immediate memory, which is very fast
temporary memory on the CPU to speed up access.
16
What is the purpose of CPU?
17
© OCR 2020
ALU
• Performs Arithmetic operations such addition, subtraction, multiply and division
• Logical operations
– Basic logical operations like AND/OR calculations.
18
What does Control unit do?
19
© OCR 2020
Control Unit (CU)
• Co-ordinates the operations carried out
by the computer using control signals:
– hardware is monitored
– input/output of devices and response of
instructions to the CPU
– data flow is controlled within the CPU.
20
© OCR 2020
• Sends control signals between the different
internal components:
▪ Memory Read
▪ Memory Write
▪ Hard Disk Drive Read
▪ I/O Write
Control Unit (CU)
21
© OCR 2020
Activity 1
• Complete the activity about memory.
22
What is Cache memory?
23
© OCR 2020
Cache
• A memory cache is a memory that
is very fast and sits between the CPU and
main memory. It is faster to access than
RAM.
CPU
Cache
Main Memory
RAM
24
© OCR 2020
Processors - cache size
• Processors have ‘cache’ – This is very
fast, and usually a very small amount of
memory on the processor chip.
• As programs are executing, the cache
holds commonly used instructions.
25
Multiple Choice
Send signals to control how data moves around the CPU
To perform calculations in the CPU
Control the loading of data from the hard disk to RAM
To control peripherals using device drivers
26
Multiple Choice
Control
Cache
Logic
Fetch
27
Multiple Choice
Cache
Control
Fetch
Arithmetic
28
Multiple Choice
Binary shift
Speeds up the processor
Bus check
Stores frequently used instructions
29
Multiple Choice
Arithmetic Logic Unit
Control unit
Memory unit
Decode unit
30
Multiple Choice
Hold frequently used instructions
Decode instructions
Enable the computer to run more programs than it has physical RAM to hold
Keep the internal components of the CPU synchronised
31
Multiple Choice
Centralised unit
Co-processor Unit
Control Unit
Central Unit
32
Multiple Choice
Keep the internal components of the CPU synchronised
Remove the need for a hard disk so an SSD can be used instead
Enable the computer to run more programs than it has physical RAM to hold
Hold instructions that are frequently used to speed up the computer
33
Multiple Choice
Send signals down the address bus
Decode instructions
Execute instructions
Store instructions in the RAM
34
Multiple Choice
Programs do not need to be executed from the hard disk
Frequently used instructions and data are already in the CPU and are not fetched again from RAM
The cache is another register that can be used
There is no need to transfer binary between the accumulator and memory address register
35
Multiple Choice
Instructions are not always sequential
A large cache would need to be made of lower grade, cost effective components
A large cache is more unreliable
It will take more time to fetch the data in a large cache
36
© OCR 2020
CPU Registers
• PC (Program Counter)
• MAR (Memory Address Register)
• MDR (Memory Data Register)
• ACC (Accumulator)
37
© OCR 2020
Main Memory - EEPROMM
• EEPROM – Electronically Erasable
Programmable Read Only Memory
– E.g. Sim cards/Flash memory
– Instructions/data can be erased electronically
and replaced.
38
© OCR 2020
System buses
• A bus is a set of parallel wires connecting two or
more independent components of a computer
system in order to pass signals between them.
• The system is split into three separate buses:
– the data bus
– the address bus
– the control bus.
39
© OCR 2020
Big picture
• Where are instructions that are currently in use
stored?
• What else is stored in main memory?
• How are instructions executed by the
processor?
40
© OCR 2020
Activity 1 - Answers
PC
MDR
ALU
Accumulator
0001
0010
0011
0100
0101
0110
0111
1000
1001
1010
1011
1100
1101
INP
Add 5
INP
STO 8
INP
ADD 8
Address bus
Data bus
MAR
41
© OCR 2020
Von Neumann architecture
• In the early 1940s, computers stored data
that was worked on in memory, the program
was not stored and they used paper tape,
punch cards or switches.
• The mathematician John Von Neumann and
colleagues had an idea to store the program
instructions and the data all in memory.
42
© OCR 2020
Von Neumann architecture
An example of how the program and the
data are stored in the same memory to allow
data flow between memory and the
processor:
Program
Program
Program
Program
Data
Data
Data
43
© OCR 2020
Processor - Registers
• PC – Program Counter
– Holds the location of the next instruction/data address in
main memory
• MAR – Memory Address Register
– The contents of the PC are copied here and then
transferred along the address bus
PC
MAR
Address bus
Main
Memory
44
© OCR 2020
Processor - Registers
• Accumulator, holds the result of arithmetic or logical calculations from ALU
MDR- This holds the data fetched from main memory that is needed by the processor while executing instructions.
45
© OCR 2020
Learning objectives
• To describe the importance of the Program
Counter in the Fetch-Execute cycle
• To understand how Fetch – Decode - Execute
works in more detail
46
© OCR 2020
What happens in the FDE cycle?
• Fetch part of the cycle:
– Program counter is incremented for each
instruction of the program being executed.
– The contents of the Program Counter are put
into the MAR (Memory Address Register).
– The address is transferred along the address
bus to main memory (this address indicates
which part of memory to fetch the data/
instructions from.
47
© OCR 2020
What happens in the FDE cycle?
• Fetch part of the cycle:
– The data/instruction that has been addressed is
transferred back to the processor along the data
bus.
– This is held in the MDR (Memory Data Register).
48
© OCR 2020
What happens in the FDE cycle?
• Decode/Execute part
– The instruction is split into an Op-Code and
an Operand.
– The instruction is carried out by the ALU
(Arithmetic Logic Unit).
49
Multiple Choice
Data transfers and instruction fetches between memory can be done at the same time
Uses a separate memory address for instructions and data
Processor needs one cycle to complete an instruction
Uses the same physical memory address for instructions and data
50
Multiple Choice
The processor only requires one cycle to complete an instruction
Data transfers and instruction fetches from RAM cannot be performed at the same time
Uses separate memory address space for instructions and data
Data transfers and instruction fetches can be performed at the same time
51
Multiple Choice
Accumulator
Memory address register
Program counter
Memory data register
52
Multiple Choice
To fetch the next instruction to calculate data
To store the results of calculations
To decode an instruction to calculate a total
To execute a calculation
53
Multiple Choice
Program counter
Memory data register
Accumulator
Memory address regsiter
54
© OCR 2020
Topic 1.1 Systems architecture
Sub topic 1.1.1 - Architecture of the CPU
Lessons 4-5 of 9 - Von Neumann architecture
55
Multiple Choice
Address of the instruction or piece of data to be fetched or stored
Address of the next instruction to be executed
The current instruction to be executed
Data being transferred to and from main memory
56
Multiple Choice
Data being transferred to and from main memory
Address of the instruction or piece of data to be fetched or stored
The current instruction to be executed
Address of the next instruction to be executed
57
Multiple Choice
Memory data register
Accumulator
Program counter
Memory address register
58
© OCR 2020
Keywords
• Von Neumann
architecture
• MAR (Memory Address
Register)
• MDR (Memory Data
Register)
• Program Counter
• Accumulator
• ALU (Arithmetic Logic Unit)
• CU (Control Unit)
• Cache
• Fetch/execute
• Buses
59
Multiple Choice
Hold the results of calculations
Hold data fetched from, or to be written to the memory
Hold the address of data ready for use by the memory data register
Hold the address of an instruction passed from the program counter
60
Multiple Choice
Program counter
Memory data register
Memory address register
Accumulator
61
Multiple Choice
Address of the instruction or piece of data to be fetched or stored
Address of the next instruction to be executed
The current instruction to be executed
Data being transferred to and from main memory
62
© OCR 2020
Lesson 5 – Activity 2
• FDE cycle
© OCR 2020
Topic 1.1 Systems architecture
Sub topic1.1.1 – Architecture of the CPU
Lesson 1 of 9 - The purpose of the CPU
Show answer
Auto Play
Slide 1 / 62
SLIDE
Similar Resources on Wayground
57 questions
CPAR Grade 12 Contexts of Contemporary Art
Presentation
•
12th Grade
56 questions
The Present Progressive or Continuous
Presentation
•
12th Grade
54 questions
Digital & Communication Systems
Presentation
•
12th Grade
60 questions
big data infrastructure & services
Presentation
•
12th Grade
59 questions
PELUANG KEJADIAN MAJEMUK
Presentation
•
12th Grade
57 questions
Net+ 4.3/4.4
Presentation
•
11th Grade
57 questions
Computer Systems
Presentation
•
University
57 questions
Data Mining (IN)
Presentation
•
University
Popular Resources on Wayground
10 questions
HCS SCI 03 Summer School Review 4
Quiz
•
3rd Grade
11 questions
HSMS - Standard Response Protocol
Quiz
•
6th - 8th Grade
16 questions
1.1-1.2 Quiz Review
Quiz
•
9th - 12th Grade
12 questions
Exponent Expressions
Quiz
•
6th Grade
20 questions
Adding and Subtracting Integers
Quiz
•
6th - 7th Grade
11 questions
Northeast States
Quiz
•
3rd - 4th Grade
10 questions
Characterization
Quiz
•
3rd - 7th Grade
10 questions
Common Denominators
Quiz
•
5th Grade