DLD-Quiz-Module4

DLD-Quiz-Module4

University

10 Qs

quiz-placeholder

Similar activities

Getting to Know Each Other

Getting to Know Each Other

University

10 Qs

Quizz Algoritmo

Quizz Algoritmo

University

10 Qs

Introduction to shaft

Introduction to shaft

University

15 Qs

HAUI JobFair 2022 - Ver. 1

HAUI JobFair 2022 - Ver. 1

University

10 Qs

Microcontroller 8051 6th Sem Section H

Microcontroller 8051 6th Sem Section H

University

10 Qs

VALVULOPATÍAS

VALVULOPATÍAS

University

10 Qs

UTS FISIKA FARMASI 2024

UTS FISIKA FARMASI 2024

University

10 Qs

แบบทดสอบ ITA Online ของสถานศึกษา

แบบทดสอบ ITA Online ของสถานศึกษา

9th Grade - University

10 Qs

DLD-Quiz-Module4

DLD-Quiz-Module4

Assessment

Quiz

Education

University

Medium

Created by

Dr. Bhowmick

Used 11+ times

FREE Resource

10 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Media Image

110

000

001

011

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Media Image

000

001

010

100

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A bidirectional 4-bit shift left register is storing the nibble 1110. The nibble 0111 is waiting to be entered on the serial data-input line. After two clock pulses, the shift register is storing

1001

0111

1000

1011

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Modulus refers to ____________

A method used to fabricate decade counter units

The modulus of elasticity, or the ability of a circuit to be stretched from one mode to another

n input on a counter that is used to set the counter state, such as UP/DOWN

The maximum number of states in a counter sequence

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The minimum number of flip-flops that can be used to construct a modulus-5 counter is ____________

3

8

5

10

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A 5-bit asynchronous binary counter is made up of five flip-flops, each with a 12 ns propagation delay. The total propagation delay (tp(tot)) is ________

12 ms

60 ms

48 ns

60 ns

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

he group of bits 11001 is serially shifted (right-most bit first) into a 5-bit parallel output shift register with an initial state 01110. After three clock pulses, the register contains ________

01110

00001

00101

00110

Create a free account and access millions of resources

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

By signing up, you agree to our Terms of Service & Privacy Policy

Already have an account?