Logic System Design

Logic System Design

University

12 Qs

quiz-placeholder

Similar activities

Digital Electronics Weekend Assignment 5

Digital Electronics Weekend Assignment 5

University - Professional Development

10 Qs

Flip - Flops

Flip - Flops

University

12 Qs

D Flip-Flop

D Flip-Flop

University

12 Qs

Digital Design

Digital Design

University

10 Qs

Logic Gates

Logic Gates

University

15 Qs

MODUL 5 SISTEM DIGITAL

MODUL 5 SISTEM DIGITAL

University

15 Qs

20EC204 Digital System Design Surprise Quiz

20EC204 Digital System Design Surprise Quiz

University - Professional Development

10 Qs

Lesson 3: Boolean Logic and Logic Gates

Lesson 3: Boolean Logic and Logic Gates

University

10 Qs

Logic System Design

Logic System Design

Assessment

Quiz

Computers

University

Hard

Created by

Anil Antony

Used 5+ times

FREE Resource

12 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

The minimum number of 2-input NAND gates required to implement a 2-input XOR gate is

4

5

6

7

2.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Media Image

In the circuit shown, diodes and are ideal, and the inputs and are “0 V” for logic ‘0’ and “10 V” for logic ‘1’. What logic gate does the circuit represent?

3-input OR gate

3-input NOR gate

3-input AND gate

3-input XOR gate

3.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Consider a four bit D to A converter. The analog values corresponding to digital signals of values 0000 and 0001 are 0 V and 0.0625 V, respectively. The analog value (in Volts ) corresponding to the digitals signal 1111 is ______________

0.93

0.95

0

1

4.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

In a DRAM

Periodic refreshing is not required

Information is stored in a capacitor

Information is stored in a latch

Both read and write operations can be performed simultaneously

5.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Media Image

The Boolean expression in fig simplifies to

X

Y

XY

X+Y

6.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Consider a Boolean gate (D) where the output Y is related to the inputs A and b as, Y = A + ^B, where + denotes logical OR operation. The Boolean inputs '0' and '1' are also available separately. Using instances of only D gates and inputs '0' and '1', ___________

NAND & NOR can be implemented

OR can be implemented

AND can be implemented

NOT can be implemented

7.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Media Image

Consider the 2-bit multiplexer (MUX) shown in the figure. For OUTPUT to be the XOR of C and D, the values for A0, A1, A2 and A3 are ___________.

A0 = 0, A1 = 0, A2 = 1, A3 = 1

A0 = 1, A1 = 0, A2 = 1, A3 = 0

A0 = 0, A1 = 1, A2 = 1, A3 = 0

A0 = 1, A1 = 1, A2 = 0, A3 = 0

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?