Search Header Logo

Chap 3: IC Assembly

Authored by Nur Idayu Ayob

Science

University

Used 4+ times

Chap 3: IC Assembly
AI

AI Actions

Add similar questions

Adjust reading levels

Convert to real-world scenario

Translate activity

More...

    Content View

    Student View

10 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the purpose of IC assembly?

To handle small bond pads and finer pitches on the IC

To enable ICs to be interconnected with the rest of the system

To reduce the weight of the IC

To provide acceptable electrical properties

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following is NOT a primary requirement for IC assembly?

To provide a low-cost solution

High throughput manufacturing

High reliability

To have a high number of I/O interconnections

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What are the three primary IC assembly technologies mentioned in the text?

Wirebond, Soldering, Flip Chip

TAB, Wirebonding, BGA

Flip Chip, TAB, Wirebond

BGA, Soldering, TAB

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which material is typically used for wire bonding in moulded plastic packages?

Silver wire

Gold wire

Aluminium wire

Copper wire

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the main advantage of Tape Automated Bonding (TAB)?

Improved electrical performance

Reduced weight

Low defect rates or high yield interconnection processing

Ability to handle high I/O counts

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the purpose of the adhesion layer in Flip Chip technology?

To provide strong interfaces between bump, chip metallization and chip passivation

To improve the thermal capabilities of the chip

To prevent diffusion of metal species and ionic contaminants

To provide a consumable layer for the subsequent bump metallization to wet

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following is NOT a limitation of Wirebonding technology?

Slower interconnection rates due to point-to-point processing of each wirebond

Larger footprint required for chip to package interconnection

Potential for wire sweep during encapsulation overmolding

Ability to handle high I/O counts

Access all questions and much more by creating a free account

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

Already have an account?

Discover more resources for Science