
Buses - CPU Architecture
Authored by Daleny Gutierrez
Computers
Used 2+ times

AI Actions
Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...
Content View
Student View
12 questions
Show all answers
1.
MULTIPLE CHOICE QUESTION
1 min • 1 pt
What connects the processor and memory?
Buses
Cache
NIC
Control Unit
2.
MULTIPLE CHOICE QUESTION
1 min • 1 pt
What are the 3 parts of the Von Neumann computer architecture?
Processor (CU & ALU), Memory Unit & Input/Output
Processor, RAM & ROM
Processor, RAM & Hard Disk
Memory (CU & ALU), Hard Disk & Input/Output
3.
MULTIPLE CHOICE QUESTION
1 min • 1 pt
What are the two main parts of the processor?
Control Unit & Arithmetic Logic Unit
RAM & ROM
RAM & Cache
Control Unit & Cache
4.
MULTIPLE CHOICE QUESTION
1 min • 1 pt
Which of these is not a bus within the computer?
I/O Bus
Address Bus
Data Bus
Control
5.
MULTIPLE CHOICE QUESTION
1 min • 1 pt
Which of these buses is bi-directional?
Data Bus
Control Bus
Address Bus
Cache Bus
6.
MULTIPLE CHOICE QUESTION
1 min • 1 pt
Which bus is used to send read and write signals to a storage device such as a HDD?
Control Bus
Data Bus
Address Bus
I/O Bus
7.
MULTIPLE CHOICE QUESTION
1 min • 1 pt
The location of where data can be found in the computer memory is called the?
Address
Coordinates
Register
Cache
Access all questions and much more by creating a free account
Create resources
Host any resource
Get auto-graded reports

Continue with Google

Continue with Email

Continue with Classlink

Continue with Clever
or continue with

Microsoft
%20(1).png)
Apple
Others
Already have an account?