H466  - 1.1 Computer Architecture

H466 - 1.1 Computer Architecture

12th Grade

38 Qs

quiz-placeholder

Similar activities

ITF Chapter 3 L 1_2 Review

ITF Chapter 3 L 1_2 Review

7th - 12th Grade

40 Qs

Computer Architecture

Computer Architecture

11th - 12th Grade

40 Qs

CPU G9,10

CPU G9,10

12th Grade

38 Qs

1st 9 Weeks Review

1st 9 Weeks Review

9th - 12th Grade

40 Qs

Computer Terms

Computer Terms

6th - 12th Grade

37 Qs

Y10 System Architecture Review

Y10 System Architecture Review

9th Grade - University

40 Qs

ITE8 - Chapter 2 Terms

ITE8 - Chapter 2 Terms

12th Grade

37 Qs

Let's Examine Hardware

Let's Examine Hardware

9th - 12th Grade

41 Qs

H466  - 1.1 Computer Architecture

H466 - 1.1 Computer Architecture

Assessment

Quiz

Computers

12th Grade

Medium

Created by

R Eveleigh

Used 2+ times

FREE Resource

38 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following is a component of the Arithmetic and Logic Unit (ALU)?

Program Counter

Accumulator

Data Bus

Control Unit

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which register holds the address of the next instruction to be executed?

Accumulator

Memory Data Register

Program Counter

Current Instruction Register

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which bus is responsible for carrying data between the processor and memory?

Data Bus

Address Bus

Control Bus

Program Counter

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the sequence of steps in the Fetch-Decode-Execute Cycle?

Fetch, Execute, Decode

Decode, Fetch, Execute

Fetch, Decode, Execute

Execute, Fetch, Decode

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following factors does NOT affect the performance of the CPU?

Clock Speed

Number of Cores

Cache

Data Bus

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the purpose of pipelining in a processor?

To increase the clock speed

To improve efficiency

To reduce the number of cores

To increase cache size

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which architecture uses separate memory for instructions and data?

Von Neumann architecture

Harvard architecture

Contemporary processor architecture

Fetch-Decode-Execute Cycle

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?