Surprise Quiz 1 - Digital System Design_mod4

Surprise Quiz 1 - Digital System Design_mod4

University

11 Qs

quiz-placeholder

Similar activities

Equilibrium & Truss

Equilibrium & Truss

University

11 Qs

TUTORIAL 4-BEARING_Part A

TUTORIAL 4-BEARING_Part A

University

10 Qs

Digital Electronics Quiz -U1-U2

Digital Electronics Quiz -U1-U2

University

15 Qs

RoboRover

RoboRover

University

15 Qs

Web3 and Blockchain Challenge

Web3 and Blockchain Challenge

University

15 Qs

COA-Introduction-Assessment

COA-Introduction-Assessment

University

10 Qs

TECH WHIZ

TECH WHIZ

University

15 Qs

NLP Quizz Unit-3

NLP Quizz Unit-3

University

14 Qs

Surprise Quiz 1 - Digital System Design_mod4

Surprise Quiz 1 - Digital System Design_mod4

Assessment

Quiz

Engineering

University

Practice Problem

Easy

Created by

Priyadharshini ECE

Used 35+ times

FREE Resource

AI

Enhance your content in a minute

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

11 questions

Show all answers

1.

OPEN ENDED QUESTION

45 sec • Ungraded

Enter your roll number in full

Evaluate responses using AI:

OFF

2.

MULTIPLE CHOICE QUESTION

10 sec • 1 pt

Which one of the following statements is correct?

ECL has the least propagation delay

TTL has the least propagation delay

CMOS has the highest power dissipation

TTL has the lowest power consumption

3.

MULTIPLE CHOICE QUESTION

10 sec • 1 pt

The most important parameter for evaluating and comparing logic families are

Power dissipation

Propagation delay

Noise margin

Fan-out

4.

MULTIPLE CHOICE QUESTION

10 sec • 1 pt

The propagation delay of the logic gate

Increases the power dissipation

Limit the maximum speed at which circuit can operate

Increases the logic level for high-state

None of the above

5.

MULTIPLE CHOICE QUESTION

10 sec • 1 pt

Media Image

Determine the output of the logic array in the following figure.

The Xs represent connected link

AB'+A'B

1

0

AB+A'B'

6.

MULTIPLE CHOICE QUESTION

10 sec • 1 pt

Media Image

The minimum number of AND and OR gate required for the implementation of Boolean function given using PLA is

3 AND and 2 OR

4 AND and 2 OR

3 AND and 4 OR

4 AND and 3 OR

7.

MULTIPLE CHOICE QUESTION

10 sec • 1 pt

Select the correct statement about PLA (Programmable logic array)

i. PLA is used to implement sequential logic circuit

ii. In PLA we cannot change the functionality after manufacturing

iii. In PLA both AND and OR gate plane are programmable

i, ii and iii

ii and iii only

iii only

i and iii only

Create a free account and access millions of resources

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

By signing up, you agree to our Terms of Service & Privacy Policy

Already have an account?