
Surprise Quiz 1 - Digital System Design_mod4
Authored by Priyadharshini ECE
Engineering
University
Used 35+ times

AI Actions
Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...
Content View
Student View
11 questions
Show all answers
1.
OPEN ENDED QUESTION
45 sec • Ungraded
Enter your roll number in full
Evaluate responses using AI:
OFF
2.
MULTIPLE CHOICE QUESTION
10 sec • 1 pt
Which one of the following statements is correct?
ECL has the least propagation delay
TTL has the least propagation delay
CMOS has the highest power dissipation
TTL has the lowest power consumption
3.
MULTIPLE CHOICE QUESTION
10 sec • 1 pt
The most important parameter for evaluating and comparing logic families are
Power dissipation
Propagation delay
Noise margin
Fan-out
4.
MULTIPLE CHOICE QUESTION
10 sec • 1 pt
The propagation delay of the logic gate
Increases the power dissipation
Limit the maximum speed at which circuit can operate
Increases the logic level for high-state
None of the above
5.
MULTIPLE CHOICE QUESTION
10 sec • 1 pt
Determine the output of the logic array in the following figure.
The Xs represent connected link
AB'+A'B
1
0
AB+A'B'
6.
MULTIPLE CHOICE QUESTION
10 sec • 1 pt
The minimum number of AND and OR gate required for the implementation of Boolean function given using PLA is
3 AND and 2 OR
4 AND and 2 OR
3 AND and 4 OR
4 AND and 3 OR
7.
MULTIPLE CHOICE QUESTION
10 sec • 1 pt
Select the correct statement about PLA (Programmable logic array)
i. PLA is used to implement sequential logic circuit
ii. In PLA we cannot change the functionality after manufacturing
iii. In PLA both AND and OR gate plane are programmable
i, ii and iii
ii and iii only
iii only
i and iii only
Access all questions and much more by creating a free account
Create resources
Host any resource
Get auto-graded reports

Continue with Google

Continue with Email

Continue with Classlink

Continue with Clever
or continue with

Microsoft
%20(1).png)
Apple
Others
Already have an account?