wayground logo

Free Printable Worksheets

NEW

Font size

S
M
L
XL
Worksheets

MPMC 2024-25 ISE-I

Total questions: 20

Worksheet time: 20mins

Name
Class
Date
1.

 What is true about Program counter in a real-world scenario?

a)

It stores the result of arithmetic and logic operations

b)

It determines the output of the program

c)

It is used to store user input

d)

It indicates the address of the next instruction to be executed.

2.

For a computer science student, the following program is executed :

MVI A, 05 H

MVI B, 05 H

PTR: ADD B

DCR B

JNZ PTR

ADI 03 H

HLT

At the end of the program, accumulator contains

a)

2EH

b)

17H

c)

23H

d)

20H

3.

The contents of register (B) and accumulator (A) of a computer system are 3C H and 89 H respectively. The contents of A and the status of carry flag (CY) and sign flag (S) after executing a subtraction operation are

a)

The contents of A is 3C H, CY is 0, and S is 0

b)

The contents of A is 00 H, CY is 1, and S is 1

c)

The contents of A is 4D H, CY is 1, and S is 1

d)

The contents of A is 89 H, CY is 0, and S is 0

4.

What is the status of the accumulator of 8085 microprocessor after the completion of the 'XRI F0 H' instruction?

a)

Clear the lower four bits of the accumulator in 8085.

b)

Complement the upper four bits of the accumulator in 8085

c)

Clear the upper four bits of the accumulator in 8085

d)

Complement the lower four bits of the accumulator in 8085.

5.

What is the purpose of the JNZ instruction in 8085 microprocessor?

a)

To jump to a specific memory location if the zero flag is set

b)

To jump to a specific memory location if the zero flag is not set

c)

To jump to a specific memory location if the carry flag is set

d)

To jump to a specific memory location if the carry flag is not set

6.

How does the 8085 microprocessor handle interrupts in a real-world scenario?

a)

It ignores all interruptions during a critical operation

b)

It prioritizes emergency alerts over routine notifications

c)

It saves the current progress and status before attending to an urgent task

d)

It directly responds to an urgent request without any delay

7.

What is the significance of the HLT instruction in 8085 microprocessor programming?

a)

It halts the microprocessor until the next interrupt occurs

b)

It stops the execution of the program and puts the microprocessor in a halt state

c)

It resets all the registers and flags of the microprocessor

d)

It clears the memory and restarts the program from the beginning

8.

Explain the purpose of the XTHL instruction in 8085 microprocessor programming.

a)

It exchanges the contents of the H and L registers with the contents of the stack pointer

b)

It exchanges the contents of the accumulator with the contents of the H and L registers

c)

It exchanges the contents of the accumulator with the contents of the stack pointer

d)

It exchanges the contents of the H and L registers with the contents of the memory location pointed by the stack pointer

9.

How does the 8085 microprocessor handle the JMP instruction in a real-world scenario?

a)

It saves the return address on the stack and jumps to a specific memory location

b)

It directly jumps to a specific memory location without saving the return address

c)

It ignores the JMP instruction during program execution

d)

It clears the stack before executing the JMP instruction

10.

Which of the following is true about Control and status signals?

a)

There are 3 control signal and 3 status signals.

b)

These signals are used to identify the nature of operation.

c)

Three status signals are IO/M, S0 & S1

d)

All of the above

11.

A direct memory access (DMA) transfer replies

a)

Direct transfer of data between memory and accumulator

b)

Transfer of data exclusively within microprocessor registers

c)

Direct transfer of data between memory and I/O devices without the use of microprocessor

d)

A fast transfer of data between microprocessor and I/O devices

12.

An 8085 assembly language program is given below. Assume that the carry flag is initially unset. The content of the accumulator after the execution of the program is

MVI A, 07H

RLC

MOV B, A

RLC

RLC

ADD B

RRC

a)

8CH

b)

64H

c)

15H

d)

23H

13.

The following FIVE instructions were executed on an 8085 microprocessor.

MVI A, 33H

MVI B, 78H

ADD B

CMA

ANI 32H

The Accumulator value immediately after the execution of the fifth instruction is

a)
12H
b)
0FH
c)

10H

d)
2AH
14.

This signal indicates that another master is requesting the use of the address and data buses

a)

READY

b)

HOLD

c)

HLDA

d)

INTA

15.

This signal is used as the system clock for devices connected with the microprocessor.

a)

IO/M

b)

X1, X2

c)

CLK IN

d)

CLK OUT

16.

How many bytes does the following set of

instructions occupy?

MVI A, 35H

MVI B, 23H

ADD B

a)

3

b)
4
c)
2
d)
5
17.

Consider the following statements: The SIM instruction outputs the contents of the accumulator to define:

  1. 1.Interrupt mask bit

  2. 2.interrupt pending bit

  3. 3.serial input data line

  4. 4.serial output data line

a)

1 and 2

b)

2 and 3

c)

3 and 4

d)

1 and 4

18.

The output data lines of microprocessors and memories are usually tri-stated, because

a)

It increases the speed of data transfers over the data bus.

b)

  • More than one device can transmit information over that data bus at the same time.

c)

More than one device can transmit information over that data bus by enabling only one device at a time.

d)

The data lines can be multiplexed for both input and output.

19.


In an intel 8085A microprocessor, why is READY signal used?

a)

To slow down a fast peripheral device so as to communicate at the microprocessor’s device.

b)

To provide proper WAIT states when the microprocessor is communicating with a slow peripheral device.

c)

To indicate to user that the microprocessor is working and is ready for use.

d)

None of the above.

20.

Assertion (A): Microprocessor 8085 has an on-chip oscillator with an inbuilt crystal.
Reason (R): For frequency stability, a crystal oscillator is preferred.

a)

Both A and R are correct, and R is the correct explanation of A.

b)

Both A and R are correct, but R is not the correct explanation of A.

c)

A is correct, R is wrong.

d)

A is wrong, R is correct