wayground logo

Free Printable Worksheets

NEW

Font size

S
M
L
XL
Worksheets

Computer Architecture Quiz

Total questions: 40

Worksheet time: 20mins

Name
Class
Date
1.

Which of the following is not considered a peripheral device?

a)

CPU

b)

Keyboard

c)

Monitor

d)

All of the above

2.

Which of the following computer memory is fastest?

a)

Register

b)

Hard disk

c)

RAM

d)

None of the above

3.

Which of the following operations is/are performed by the ALU?

a)

Data manipulation

b)

Exponential

c)

Square root

d)

All of the above

4.

Which of the following memory of the computer is used to speed up the computer processing?

a)

Cache memory

b)

RAM

c)

ROM

d)

none of the above

5.

Computer address bus is -

a)

Multidirectional

b)

Bidirectional

c)

Unidirectional

d)

None of the above

6.

Which of the following circuit is used to store one bit of data?

a)

Flip Flop

b)

Decoder

c)

Encoder

d)

Register

7.

Which of the following is a way in which the components of a computer are connected to each other?

a)

Computer parts

b)

Computer architecture

c)

Computer hardware

d)

None of the above

8.

Subtraction in computers is carried out by –

a)

1's complement

b)

2's complement

c)

3's complement

d)

9's complement

9.

Where is the document temporarily stored during working on a document on PC?

a)

ROM

b)

CPU

c)

RAM

d)

Flash memory

10.

Where is the decoded instruction stored?

a)

Registers

b)

MDR

c)

PC

d)

IR

11.

In which of the following term the performance of cache memory is measured?

a)

Chat ratio

b)

Hit ratio

c)

Copy ratio

d)

Data ratio

12.

Which of the following computer register collects the result of computation?

a)

Accumulator

b)

Instruction Pointer

c)

Storage register

d)

None of the above

13.

The drawback of building a large memory with DRAM is

a)

The large cost factor

b)

The inefficient memory organization

c)

The Slow speed of operation

d)

All of the mentioned

14.

The fastest data access is provided using

a)

Caches

b)

DRAM’s

c)

SRAM’s

d)

Registers

15.

The memory blocks are mapped on to the cache with the help of

a)

Hash functions

b)

Vectors

c)

Mapping functions

d)

None of the mentioned

16.

The next level of memory hierarchy after the L2 cache is

a)

Secondary storage

b)

TLB

c)

Main memory

d)

Register

17.

During a write operation if the required block is not present in the cache then occurs.

a)

Write latency

b)

Write hic

c)

Write delay

d)

Write miss

18.

The method of mapping the consecutive memory blocks to consecutive cache blocks is called

a)

Set associative

b)

Associative

c)

Direct

d)

Indirect

19.

The unit which acts as an intermediate agent between memory and backing store to reduce process time is

a)

TLB’s

b)

Registers

c)

Page tables

d)

Cache

20.

The situation wherein the data of operands are not available is called

a)

Data hazard

b)

Stock

c)

Deadlock

d)

Structural hazard

21.

The addressing mode/s, which uses the PC instead of a general purpose register is

a)

Indexed with offset

b)

Relative

c)

Direct

d)

Both Indexed with offset and direct

22.

The addressing mode, where you directly specify the operand value is

a)

Immediate

b)

Direct

c)

Definite

d)

Relative

23.

The sign followed by the string of digits is called as

a)

Significant

b)

Determinant

c)

Mantissa

d)

Exponent

24.

If the decimal point is placed to the right of the first significant digit, then the number is called

a)

Orthogonal

b)

Normalized

c)

Determinate

d)

None of the mentioned

25.

In double precision format, the size of the mantissa is

a)

32 bit

b)

52 bit

c)

64 bit

d)

72 bit

26.

The periods of time when the unit is idle is called as

a)

Stalls

b)

Bubbles

c)

Hazards

d)

Both Stalls and Bubbles

27.

The contention for the usage of a hardware device is called

a)

Structural hazard

b)

Stalk

c)

Deadlock

d)

None of the mentioned

28.

The stalling of the processor due to the unavailability of the instructions is called as

a)

Control hazard

b)

structural hazard

c)

Input hazard

d)

None of the mentioned

29.

When using the Big Endian assignment to store a number, the sign bit of the number is stored in

a)

The higher order byte of the word

b)

The lower order byte of the word

c)

Can’t say

d)

None of the mentioned

30.

The two phases of executing an instruction are

a)

Instruction decoding and storage

b)

Instruction fetch and instruction execution

c)

Instruction execution and storage

d)

Instruction fetch and Instruction processing

31.

When using Branching, the usual sequencing of the PC is altered. A new instruction is loaded which is called as

a)

Branch target

b)

Loop target

c)

Forward target

d)

Jump instruction

32.

The small extremely fast RAM is called as

a)

Cache

b)

Heaps

c)

Accumulators

d)

Stacks

33.

The main memory in a personal computer is made of

a)

Static RAM

b)

Both c and d

c)

Cache memory

d)

Dynamic RAM

34.

______ are used to overcome the difference in data transfer speeds of various devices.

a)

Speed enhancing circuitry

b)

Bridge circuits

c)

Multiple Buses

d)

Buffer registers

35.

The smallest entity of memory is called _______

a)
Cell
b)

Block

c)

Instance

d)

Unit

36.

Which of the following is a group of bits that tells the computer to perform a particular operation?

a)

Accumulator

b)

Register

c)

Instruction code

d)

None of the above

37.

SIMD represents an organization that ______________.

a)

refers to a computer system capable of processing several programs at the same time.

b)

represents organization of single computer containing a control unit, processor unit and a memory unit.

c)

includes many processing units under the supervision of a common control unit

d)

none of the above.

38.

What characteristic of RAM memory makes it not suitable for permanent storage?

a)

too slow

b)

unreliable

c)

it is volatile

d)

too bulky

39.

Which of the following is lowest in memory hierarchy?

a)

Cache memory

b)

Secondary memory

c)

Registers

d)

RAM

40.

Cache memory acts between

a)

CPU and RAM

b)

RAM and ROM

c)

CPU and Hard Disk

d)

None of these