Search Header Logo

ASIC DESIGN QUIZ 1

Authored by Jawahar P.K

Professional Development

University

Used 21+ times

ASIC DESIGN QUIZ 1
AI

AI Actions

Add similar questions

Adjust reading levels

Convert to real-world scenario

Translate activity

More...

    Content View

    Student View

50 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

When NMOS gate is connected to +ve

channel will be formed

starts to conduct

starts to burn

none of the above

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Choose the semi custom ASIC

channeled gate arry

FPGA

PLD

all the above

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The VLSI design flow starts with:

RTL synthesis

Product specifications

Library mapping

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the criterion of full custom design?

programmed by user

not required mask design

all mask design is new without use library

5.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

MOS transistor structure is ____________


a) symmetrical

b) non symmetrical

c) semi symmetrical

d) pseudo symmetrical

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which is used for the interconnection from source and drain in nMOS or pMOS ?



a) boron

b) oxygen

c) aluminium

d) silicon

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In a CARRY LOOK AHAEAD ADDER, carry generate (G)and carry propagate functions (P) can be realized by using

OR and AND gates respectively

AND and XOR gates respectively

NAND and NOR gates respectively

XOR and XNOR gates respectively

Access all questions and much more by creating a free account

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

Already have an account?