19EEE601 - ERTS MCQ

19EEE601 - ERTS MCQ

University

25 Qs

quiz-placeholder

Similar activities

COMPUTER HARDWARE

COMPUTER HARDWARE

12th Grade - University

20 Qs

CHP_1_Language processor MCQ(SP)

CHP_1_Language processor MCQ(SP)

University

20 Qs

Rhetoric of Drama Review

Rhetoric of Drama Review

7th Grade - University

20 Qs

K1 : COMPUTER NETWORK SETUP SPECIFICATION

K1 : COMPUTER NETWORK SETUP SPECIFICATION

University

20 Qs

Mr. Cassani's CompTIA A+ (Core 1) Exam

Mr. Cassani's CompTIA A+ (Core 1) Exam

9th Grade - Professional Development

21 Qs

10212EC112 - Video Analytics - Unit 1 - ICT Tools

10212EC112 - Video Analytics - Unit 1 - ICT Tools

University

30 Qs

MTA: 98-367 Security Part 2

MTA: 98-367 Security Part 2

KG - Professional Development

20 Qs

RIBA POW Multi choice

RIBA POW Multi choice

University

20 Qs

19EEE601 - ERTS MCQ

19EEE601 - ERTS MCQ

Assessment

Quiz

Education

University

Medium

Created by

PRABHU R

Used 1+ times

FREE Resource

25 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which design allows the reuse of the software and the hardware components?

Memory Design

Platform-based design

Peripheral design

Input design

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which level simulates the algorithms that are used within the embedded systems?

Circuit Level

Gate Level

Algorithmic Level

Switch Level

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following is the pin efficient method of communicating between other devices?

memory port

peripheral port

parallel port

serial port

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following unit protects the memory?

memory management unit

peripheral unit

execution unit

bus interface unit

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following offers external chips for memory and peripheral interface circuits?

Embedded system

Peripheral system

Microcontroller

Microprocessor

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following statements are true for von Neumann architecture?

separate bus between the program memory and data memory

external bus for program memory and data memory

external bus for data memory only

shared bus between the program memory and data memory

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which of the following is a part of RTOS kernel?

register

ISR

memory

input

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?