Digital Principles Quiz

Digital Principles Quiz

University

8 Qs

quiz-placeholder

Similar activities

Chapter 3 Logic Gates

Chapter 3 Logic Gates

University

7 Qs

DE - UNIT 3 - 02.09.2020

DE - UNIT 3 - 02.09.2020

University

12 Qs

VLSI-1A

VLSI-1A

University

10 Qs

English Bridle

English Bridle

KG - University

7 Qs

Krishna Quiz part 1

Krishna Quiz part 1

KG - Professional Development

8 Qs

D2G-

D2G-

University

8 Qs

RSP2024

RSP2024

University

10 Qs

Boolean Laws , SOP and POS Quiz

Boolean Laws , SOP and POS Quiz

University

10 Qs

Digital Principles Quiz

Digital Principles Quiz

Assessment

Quiz

Other

University

Hard

Created by

Mahima R

Used 1+ times

FREE Resource

8 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

obtain the canonical POS for F(A,B,C) = (A+B) (B+C') (A+B'+C)

(A+B+C') (A'+B+C') (A+B'+C)

(A+B+C) (A+B+C') (A'+B+C') (A+B'+C)

(A+B+C) (A+B+C) (A'+B+C') (A+B'+C)

(A+B+C) (A+B+C') (A'+B'+C') (A+B'+C)

2.

MULTIPLE CHOICE QUESTION

45 sec • 1 pt

Convert 1000011 binary to gray

1000010

1000011

1100010

1100011

3.

MULTIPLE CHOICE QUESTION

45 sec • 1 pt

Reduce the following functions using K-map F(A,B,C)= m (1,4,5,7) + d (3,6)

A+C

A+C

A+C

A+C

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

When two or more inputs are active simultaneously, the process is called:

first-in, first-out processing

priority encoding

multiplexer

priority decoding

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which one of the following digital logic blocks is the most suitable for implementing this function?

Full adder

flip flop

Priority encoder

Multiplexer

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The BCD adder to add two decimal digits needs minimum of

6 full adders and 2 half adders

5 full adders and 3 half adders

4 full adders and 3 half adders

5 full adders and 2 half adders

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

One major difference between a NAND based S'-R' latch & a NOR based S-R latch is

The inputs of NOR latch are 0 but 1 for NAND latch

The inputs of NOR latch are 1 but 0 for NAND latch

The output of NAND latch becomes set if S'=0 & R'=1 and vice versa for NOR latch

The output of NOR latch is 1 but 0 for NAND latch

8.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In a NAND based S'-R' latch, if S'=1 & R'=1 then the state of the latch is

No change

Set

Forbidden

Reset