DCS Quiz 3

DCS Quiz 3

University

6 Qs

quiz-placeholder

Similar activities

Introduction to AI

Introduction to AI

University

10 Qs

Verilog HDL

Verilog HDL

University

10 Qs

POWER QUALITY SURPRIZE TEST-2

POWER QUALITY SURPRIZE TEST-2

University

10 Qs

Quiz-2: Sequential Logic Circuits

Quiz-2: Sequential Logic Circuits

University

10 Qs

placement online test 7

placement online test 7

University

10 Qs

 Electronics II Quiz

Electronics II Quiz

University

11 Qs

Quiz sobre Radiaciones Electromagnéticas

Quiz sobre Radiaciones Electromagnéticas

University

10 Qs

Power Generation and Transmission MCQs

Power Generation and Transmission MCQs

University

10 Qs

DCS Quiz 3

DCS Quiz 3

Assessment

Quiz

Engineering

University

Hard

Created by

Dhanaraj K J

Used 3+ times

FREE Resource

6 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

D latch is ___________ triggered circuit.

edge

level

master-slave

event

2.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

If the clock frequency of a 3-bit up ripple counter is 24kHz, the frequency of MSB waveform is _______________.

12 kHz

8 kHz

3 kHz

6 kHz

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

To realize a mod-5 synchronous counter __________ number of flip flops are needed.

5

4

3

2

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A sequence generator with 4 flip flops always generates a sequence of length ____________.

4

15

greater than or equal to 4

less than or equal to 15

5.

MULTIPLE CHOICE QUESTION

1 min • 1 pt

If the initial state of a ring counter with 4 flip flops is 1010, the ring counter will have __________ number of states.

2

3

4

5

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A Moore machine that detects a sequence "1010" will have ________ number of states.

3

4

5

6