Structure / Function Processor 2

Structure / Function Processor 2

11th - 12th Grade

20 Qs

quiz-placeholder

Similar activities

Computer Science Recall Quiz

Computer Science Recall Quiz

KG - Professional Development

21 Qs

Processor fundamental

Processor fundamental

9th - 12th Grade

18 Qs

4.1 Central Processing Unit CPU Architecture Cambridge iAS 9618

4.1 Central Processing Unit CPU Architecture Cambridge iAS 9618

11th Grade

20 Qs

AQA A-Level Computer Science

AQA A-Level Computer Science

10th - 12th Grade

20 Qs

IGCSE - Computer Science

IGCSE - Computer Science

9th - 12th Grade

23 Qs

COMPUTER ARCHITECTURE MODELS

COMPUTER ARCHITECTURE MODELS

11th Grade

20 Qs

GCSE Computer Architecture

GCSE Computer Architecture

10th - 11th Grade

20 Qs

Computer organisation & architecture

Computer organisation & architecture

12th Grade - University

20 Qs

Structure / Function Processor 2

Structure / Function Processor 2

Assessment

Quiz

Computers

11th - 12th Grade

Easy

Created by

damian hall

Used 20+ times

FREE Resource

20 questions

Show all answers

1.

MULTIPLE SELECT QUESTION

45 sec • 1 pt

Give an example of pipelining

Client computers send multiple requests to a web server. Responses must be returned in the same sequence that the requests were received.

When a printer has to deal with multiple print jobs. They have to be stored in memory sequentially (in a priority queue) and they printed one by one.

One instruction is being fetched, the previous instruction is being decoded and the first instruction is being executed.


One instruction is being decoded, the previous instruction is being decoded and the first instruction is being fetched.

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Stores the address of the memory location from which data or an instruction is fetched or stored.

MAR (Memory Address Register)


  • MDR (Memory Data Register)


  • Program Counter

Accumulator

CIR (Current Instruction Register)

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Stores the data or instruction read from or written to RAM.

MAR (Memory Address Register)


  • MDR (Memory Data Register)


  • Program Counter

Accumulator

CIR (Current Instruction Register)

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Stores the address of the next instruction to be fetched.

MAR (Memory Address Register)


  • MDR (Memory Data Register)


  • Program Counter

Accumulator

CIR (Current Instruction Register)

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Stores the result of a calculation.

MAR (Memory Address Register)


  • MDR (Memory Data Register)


  • Program Counter

Accumulator

CIR (Current Instruction Register)

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Holds the instruction that is currently being decoded and executed.

MAR (Memory Address Register)


  • MDR (Memory Data Register)


  • Program Counter

Accumulator

CIR (Current Instruction Register)

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Has a single Data Bus that transmits both data and instructions

Von Neumann Architecture

Contemporary (Harvard) Architecture

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?